



Overview, Connector-Interface

TABLE OF CONTENTS


Page	Description
1	Overview, Connector-Interface
2	FPGA Configuration HPS NAND Flash, Clocking RTC, Temperature Sense
3	DDR4 SDRAM
4	ETH-Port 0 & 1
5	ETH-Port 2, GXBs
6	USB
7	Power




Debug LEDs




DECT-Interface (1V8)




Local Power




PoE





EMI - shield




Display - Interface (3V0)




PoU (remote Power)




Overview, Connector-Interface							
Drawn by	FLW	14.06.2017	Title			RAD_MAIN	
Approved	MFI	04.08.2017	DWG NO			3123-D	
Released	FWA	04.08.2017	Replacement for			3123-C	
Saved	04/08/2017:14:45			Sheet	1 1 / 7		




DDR4 SDRAM



ETH-Port 0 IP




ETH-Port 1 ULLI A




ETH-Port 0 & 1								
Drawn by	FLW	14.06.2017	Title				RAD_MAIN	
Approved	MFI	04.08.2017	DWG NO				3123-D	
Released	FWA	04.08.2017						
Saved	04/08/2017:14:45		Replacement for				3123-C	
				REV	D10	Size	A2	
				Sheet	4 1 / 7			


ETH-Port 2 ULLI B



Address #18



GXB




ETH-Port 2, GXBs				Title		REV	
Drawn by	FLW	14.06.2017	Title	RAD_MAIN	DWG NO	3123-D	Size
Approved	MFI	04.08.2017					
Released	FWA	04.08.2017	Replacement for	3123-C	Sheet	1 / 7	A2
Saved	04/08/2017:14:45						




REV
D10
Size
A2

Sheet
1 / 7

ORing




USB - PHY




POR order:

- 1) VDD18 before VDDIO
- 2) VBAT, VDD33 and VDD18 in any order


Place 0R
if using USB3320





I2C Adress: b0111000 #38




USB - POWER



Tiny and Flash Bringup



I2C Adress: b1010010 #52



TPS Flash



USB			
Drawn by	FLW	14.06.2017	Title RAD_MAIN
Approved	MFI	04.08.2017	DWG NO 3123-D
Released	FWA	04.08.2017	
Saved	04/08/2017:14:45		Replacement for 3123-C



REV D10	Size A2
Sheet	1 / 7

