

RG500L Series QuecOpen Hardware Design

5G Module Series

Version: 1.1

Date: 2022-02-08

Status: Released



At Quectel, our aim is to provide timely and comprehensive services to our customers. If you require any assistance, please contact our headquarters:

Quectel Wireless Solutions Co., Ltd.

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Tel: +86 21 5108 6236 Email: <u>info@quectel.com</u>

Or our local offices. For more information, please visit:

http://www.quectel.com/support/sales.htm.

For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm.

Or email us at: support@quectel.com.

Legal Notices

We offer information as a service to you. The provided information is based on your requirements and we make every effort to ensure its quality. You agree that you are responsible for using independent analysis and evaluation in designing intended products, and we provide reference designs for illustrative purposes only. Before using any hardware, software or service guided by this document, please read this notice carefully. Even though we employ commercially reasonable efforts to provide the best possible experience, you hereby acknowledge and agree that this document and related services hereunder are provided to you on an "as available" basis. We may revise or restate this document from time to time at our sole discretion without any prior notice to you.

Use and Disclosure Restrictions

License Agreements

Documents and information provided by us shall be kept confidential, unless specific permission is granted. They shall not be accessed or used for any purpose except as expressly provided herein.

Copyright

Our and third-party products hereunder may contain copyrighted material. Such copyrighted material shall not be copied, reproduced, distributed, merged, published, translated, or modified without prior written consent. We and the third party have exclusive rights over copyrighted material. No license shall be granted or conveyed under any patents, copyrights, trademarks, or service mark rights. To avoid ambiguities, purchasing in any form cannot be deemed as granting a license other than the normal non-exclusive, royalty-free license to use the material. We reserve the right to take legal action for noncompliance with abovementioned requirements, unauthorized use, or other illegal or malicious use of the material.



Trademarks

Except as otherwise set forth herein, nothing in this document shall be construed as conferring any rights to use any trademark, trade name or name, abbreviation, or counterfeit product thereof owned by Quectel or any third party in advertising, publicity, or other aspects.

Third-Party Rights

This document may refer to hardware, software and/or documentation owned by one or more third parties ("third-party materials"). Use of such third-party materials shall be governed by all restrictions and obligations applicable thereto.

We make no warranty or representation, either express or implied, regarding the third-party materials, including but not limited to any implied or statutory, warranties of merchantability or fitness for a particular purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights with regard to the licensed technology or use thereof. Nothing herein constitutes a representation or warranty by us to either develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain production of any our products or any other hardware, software, device, tool, information, or product. We moreover disclaim any and all warranties arising from the course of dealing or usage of trade.

Privacy Policy

To implement module functionality, certain device data are uploaded to Quectel's or third-party's servers, including carriers, chipset suppliers or customer-designated servers. Quectel, strictly abiding by the relevant laws and regulations, shall retain, use, disclose or otherwise process relevant data for the purpose of performing the service only or as permitted by applicable laws. Before data interaction with third parties, please be informed of their privacy and data security policy.

Disclaimer

- a) We acknowledge no liability for any injury or damage arising from the reliance upon the information.
- b) We shall bear no liability resulting from any inaccuracies or omissions, or from the use of the information contained herein.
- c) While we have made every effort to ensure that the functions and features under development are free from errors, it is possible that they could contain errors, inaccuracies, and omissions. Unless otherwise provided by valid agreement, we make no warranties of any kind, either implied or express, and exclude all liability for any loss or damage suffered in connection with the use of features and functions under development, to the maximum extent permitted by law, regardless of whether such loss or damage may have been foreseeable.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of information, advertising, commercial offers, products, services, and materials on third-party websites and third-party resources.

Copyright © Quectel Wireless Solutions Co., Ltd. 2022. All rights reserved.



Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating the module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be paid to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If there is an Airplane Mode, it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on an aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signal and cellular network cannot be guaranteed to connect in certain conditions, such as when the mobile bill is unpaid or the (U)SIM card is invalid. When emergent help is needed in such conditions, use emergency call if the device supports it. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength. In an emergency, the device with emergency call function cannot be used as the only contact method considering network connection cannot be guaranteed under all circumstances.



The cellular terminal or mobile contains a transceiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV sets, radios, computers or other electric equipment.



In locations with explosive or potentially explosive atmospheres, obey all posted signs and turn off wireless devices such as mobile phone or other cellular terminals. Areas with explosive or potentially explosive atmospheres include fueling areas, below decks on boats, fuel or chemical transfer or storage facilities, and areas where the air contains chemicals or particles such as grain, dust or metal powders.



About the Document

Revision History

Version	Date	Author	Description
-	2021-09-02	Ellen Ll/Hank LlU/ Ballon SHI	Creation of the document
1.0	2021-09-02	Ellen LI/Hank LIU/ Ballon SHI	First official release
1.1	2022-01-28	Ellen LI/Hank LIU/ Ballon SHI	 Updated supported frequency bands of RG500L-NA; Updated the 5G SA UL maximum transmission rate from 2.5 Gbps to 1.25 Gbps. (Table 4); Updated supported Internet protocol features (Table 4); Added the chapter about USB application scenario (Chapter 3.2.2); Updated the description about PWRKEY (Chapter 3.5.1); Added operating frequency and cellular antenna mapping of RG500L-NA (Table 32 & 34); Updated the RF receiving sensitivity of RG500L-NA (Table 37); Added the chapter of the recommended RF connector for installation (Chapter 5.5.1); Added 1.86 V SDIO I/O requirements and 1.8/3.0 V (U)SIM I/O requirements (Table 47 & 48 & 49); Updated the recommended max slope in Recommended Thermal Profile Parameters (Figure 50 & Table 51); Added the chapter about AT commands (Chapter 9).



Contents

Sa	fety Informa	ation	3
Ab	out the Doc	eument	4
Со	ntents		5
Ta	ble Index		8
Fig	jure Index		10
1		on	
	1.1. Spe	ecial Mark	12
2	Product O	verview	13
	2.1. Fre	equency Bands and Functions	13
	2.2. Key	y Features	14
	2.3. Fur	nctional Diagram	16
	2.4. Pin	n Assignment	17
	2.5. Pin	Description	18
3	Operating	Characteristics	27
	3.1. Ope	perating Modes	28
	3.2. Sle	eep Mode	28
	3.2.1.	UART Application Scenario	29
	3.2.2.	USB Application Scenario	29
	3.3. Airp	plane Mode	29
	3.4. Pov	wer Supply	30
	3.4.1.	Power Supply Pins	30
	3.4.2.	Reference Design for Power Supply	30
	3.4.3.	Requirements for Voltage Stability	31
	3.5. Tur	rn On	
	3.5.1.		
	3.5.2.	Turn on the Module with PON_1	34
	3.6. Tur	rn Off	
	3.6.1.	Turn off the Module with PWRKEY	
	3.6.2.		
	3.7. Res	set	35
4	Application	n Interfaces	37
		SB Interface	
	4.2. (U)	SIM Interfaces	
	4.2.1.	Normally Closed (U)SIM Card Connector	
	4.2.2.	Normally Open (U)SIM Card Connector	
	4.2.3.	(U)SIM Card Connector Without Hot-Plug	
	4.3. I2C	C Interface	42



	4.4. P	PCM Interfaces	42
	4.5. U	JART Interfaces	43
	4.6. S	SDIO Interface	46
	4.7. A	ADC Interfaces	47
	4.8. L	CM Interface	49
	4.9. S	GGMII Interfaces	50
	4.10. S	SPI Interfaces	52
	4.11. P	PCIe Interfaces	53
	4.12. V	VWAN/WLAN Control Interface	56
	4.13. U	JSB_BOOT Interface	57
		Control Signals	
	4.15. Ir	ndication Signals	58
		.1. STATUS	
	4.15	.2. Network Status Indication*	59
		.3. AIR_MODE*	
	4.15	.4. Other Indication Signals*	61
5	RF Spec	ifications	62
	5.1. C	Cellular Network	62
	5.1.1	I. Antenna Interfaces & Frequency Bands	62
	5.1.2	2. Tx Power	67
	5.1.3	3. Rx Sensitivity	67
	5.1.4	4. Reference Design	70
	5.2. G	BNSS	71
	5.2.1	Antenna Interface & Frequency Bands	72
	5.2.2	2. GNSS Performance	72
	5.2.3	3. Reference Design	73
		RF Routing Guidelines	
	5.4. R	Requirements for Antenna Design	75
	5.5. R	RF Connector Recommendation	77
	5.5.1		
	,	5.5.1.1. Assemble Coaxial Cable Plug Manually	
	!	5.5.1.2. Assemble Coaxial Cable Plug with Jig	
	5.5.2	2. Recommended Manufacturers of RF Connector and Cable	80
6	Electrica	al Characteristics & Reliability	81
	6.1. A	Absolute Maximum Ratings	81
	6.2. P	Power Supply Ratings	81
	6.3. P	Power Consumption	82
	6.4. D	Digital I/O Characteristic	83
	6.5. E	SD Protection	84
	6.6. C	Operating and Storage Temperatures	85
	6.7. T	hermal Consideration	85
7	Mechani	cal Information	87
	7.1. N	Nechanical Dimensions	87



	7.2. Reco	ommended Footprint	89
	7.3. Top	and Bottom Views	90
8	Storage, Ma	nufacturing & Packaging	91
	8.1. Stora	age Conditions	91
	8.2. Man	ufacturing and Soldering	92
	8.3. Pack	kaging Specifications	93
	8.3.1.	Carrier Tape	93
	8.3.2.	Plastic Reel	94
	8.3.3.	Packaging Process	95
9	AT Commai	nds	96
	9.1. AT+0	CFUN Set Phone Functionality	96
	9.2. AT+0	QSCLK Sleep Mode Setting	97
	9.3. AT+0	QADC* Read ADC Value	98
10	Appendix R	eferences	100
11	Warning sta	atements	104
	11.1. FCC		104
	11.1.1.	Important Notice to OEM integrators	104
	11.1.2.	Important Note	104
	11.1.3.	End Product Labeling	104
	11.1.4.	Antenna Installation	104
	11.1.5.	Manual Information to the End User	105
	11.1.6.	Federal Communication Commission Interference Statement	106
	11.1.7.	List of applicable FCC rules	
	11.1.8.	This device is intended only for OEM integrators under the following cond	•
		device use)	
	11.1.9.	Radiation Exposure Statement	107
	11.2. IC		
	11.2.1.	Industry Canada Statement	
	11.2.2.	Radiation Exposure Statement	
	11.2.3.	Déclaration d'exposition aux radiations:	
	11.2.4.	RSS-247 Section 6.4 (5) (6) (for local area network devices, 5GHz)	
	11.2.5.	This device is intended only for OEM integrators under the following condit	•
		device use)	
		Cet appareil est conçu uniquement pour les intégrateurs OEM dans les	
		es: (Pour utilisation de dispositif module)	
	11.2.7.	IMPORTANT NOTE:	
	11.2.8.	NOTE IMPORTANTE:	
	11.2.9.	End Product Labeling	
	11.2.10.	Plaque signalétique du produit final	
	11.2.11.	Manual Information To the End User	
	11.2.12.	Manuel d'information à l'utilisateur final	110



Table Index

Table 1: Special Mark	12
Table 2: Brief Introduction of the Module	13
Table 3: Wireless Network Type	13
Table 4: Key Features	14
Table 5: I/O Parameters Definition	18
Table 6: Pin Description	18
Table 7: Overview of Operating Modes	28
Table 8: Pin Definition of Power Supply	30
Table 9: Pin Definition of PWRKEY	32
Table 10: Pin Definition of PON_1	34
Table 11: Pin Definition of RESET_N	36
Table 12: Pin Definition of USB Interface	37
Table 13: Pin Definition of (U)SIM Interfaces	39
Table 14: Pin Definition of I2C Interface	42
Table 15: Pin Definition of PCM Interfaces	43
Table 16: UART Information	43
Table 17: Pin Definition of UART Interfaces	44
Table 18: Pin Definition of SDIO Interface	46
Table 19: Pin Definition of ADC Interfaces	47
Table 20: Voltage Range of ADC Interfaces	48
Table 21: Pin Definition of LCM Interface	49
Table 22: Pin Definition of SGMII Interfaces	50
Table 23: Pin Definition of SPI Interfaces	52
Table 24: Pin Definition of PCIe Interfaces	53
Table 25: Pin Definition of WWAN/WLAN Control Interface	56
Table 26: Pin Definition of USB_BOOT Interface	57
Table 27: Pin Definition of Control Signals	58
Table 28: Pin Definition of Indication Signals	58
Table 29: Working Mechanism of Network Registration Mode/Network Activity Indication	59
Table 30: Pin Definition of Cellular Antenna Interfaces	62
Table 31: Operating Frequency of RG500L-EU	63
Table 32: Operating Frequency of RG500L-NA	63
Table 33: RG500L-EU Cellular Antenna Mapping	65
Table 34: RG500L-NA Cellular Antenna Mapping	
Table 35: RG500L Series Tx Power	67
Table 36: Conducted RF Receiving Sensitivity of RG500L-EU	67
Table 37: Conducted RF Receiving Sensitivity of RG500L-NA	68
Table 38: Pin Definition of GNSS Antenna Interface	72
Table 39: GNSS Frequency	72
Table 40: GNSS Performance	
Table 41: Requirements for Antenna Design	75



Table 42: Absolute Maximum Ratings	81
Table 43: The Module's Power Supply Ratings	81
Table 44: Averaged Power Consumption	82
Table 45: 1.8 V I/O Requirements	83
Table 46: SDIO 1.86 V I/O Requirements	83
Table 47: (U)SIM 1.8 V I/O Requirements	83
Table 48: (U)SIM 3.0 V I/O Requirements	84
Table 49: Electrostatics Discharge Characteristics (25 °C, 45 % Relative Humidity)	84
Table 50: Operating and Storage Temperatures	85
Table 51: Recommended Thermal Profile Parameters	93
Table 52: Carrier Tape Dimension Table (Unit: mm)	94
Table 53: Plastic Reel Dimension Table (Unit: mm)	94
Table 54: Related Documents	100
Table 55: Terms and Abbreviations	100



Figure Index

Figure 2: Pin Assignment (Top View)	17
Figure 3: DRX Run Time and Current Consumption in Sleep Mode	29
Figure 4: Reference Design of Power Supply	31
Figure 5: Power Supply Limits during Burst Transmission	31
Figure 6: Star Structure of the Power Supply	32
Figure 7: Reference Circuit of Turing on the Module with Driving Circuit	33
Figure 8: Reference Circuit of Turing on the Module with Keystroke	33
Figure 9: Timing of Turning on the Module	
Figure 10: Timing of Turning off the Module	
Figure 11: Reference Circuit of RESET_N with Driving Circuit	36
Figure 12: Timing of Resetting the Module	
Figure 13: Reference Circuit of USB Interface	38
Figure 14: Reference Circuit of Normally Closed (U)SIM Card Connector	40
Figure 15: Reference Circuit of Normally Open (U)SIM Card Connector	41
Figure 16: Reference Circuit of a 6-Pin (U)SIM Card Connector	41
Figure 17: Bluetooth UART Interface Connection	44
Figure 18: Reference Circuit with Level Translator Chip	45
Figure 19: Reference Circuit with Transistor Circuit	45
Figure 20: Reference Circuit of SD Card Interface	46
Figure 21: Reference Circuit Design for LCM Interface	49
Figure 22: Reference Circuit of LCM External Backlight Driver	50
Figure 23: Reference Circuit of SGMII Interface with PHY Application	51
Figure 24: Reference Circuit of SPI Interface with a Level Translator	52
Figure 25: Reference Circuit of PCIe Interface	55
Figure 26: Reference Circuit of USB_BOOT Interface	57
Figure 27: Reference Circuit of KEY	58
Figure 30: Reference Circuit of STATUS Indicator	59
Figure 28: Reference Circuit of NET_MODE Indicator	60
Figure 29: Reference Circuit of NET_STATUS Indicator	60
Figure 31: Reference Circuit of AIR_MODE Indicator	61
Figure 32: Reference Circuit of Other Indicators	61
Figure 33: Reference Circuit for Cellular Antenna Interfaces	70
Figure 34: Reference Circuit of GNSS Antenna Interface	73
Figure 35: Microstrip Design on a 2-layer PCB	74
Figure 36: Coplanar Waveguide Design on a 2-layer PCB	74
Figure 37: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)	74
Figure 38: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)	75
Figure 39: Dimensions of the Receptacles (Unit: mm)	77
Figure 40: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables (Unit: mm)	78
Figure 41: Plug in a Coaxial Cable Plug	79
Figure 42: Pull out a Coaxial Cable Plug	79



Figure 43: Install the Coaxial Cable Plug with Jig	80
Figure 44: Placement and Fixing of Heatsink	86
Figure 45: Module Top and Side Dimensions (Unit: mm)	87
Figure 46: Module Bottom Dimensions (Bottom View, Unit: mm)	88
Figure 47: Recommended Footprint (Top View, Unit: mm)	89
Figure 48: Top and Bottom Views of the Module	90
Figure 49: Recommended Reflow Soldering Thermal Profile	92
Figure 50: Carrier Tape Dimension Drawing	94
Figure 51: Plastic Reel Dimension Drawing	94
Figure 52: Packaging Process	95



1 Introduction

QuecOpen[®] is a solution where the module acts as the main processor. Constant transition and evolution of both the communication technology and the market highlight its merits. It can help you to:

- Realize embedded applications' quick development and shorten product R&D cycle
- Simplify circuit and hardware structure design to reduce engineering costs
- Miniaturize products
- Reduce product power consumption
- Apply OTA technology
- Enhance product competitiveness and price-performance ratio

This document defines the RG500L series module under QuecOpen[®] solution and describes its air interfaces and hardware interfaces which relate to your applications.

It can help you quickly understand interface specifications, electrical and mechanical details, as well as other related information of the module. Associated with application notes and user guides, you can use this module to design and to set up mobile applications easily.

1.1. Special Mark

Table 1: Special Mark

Mark	Definition
*	Unless otherwise specified, when an asterisk (*) is used after a function, feature, interface, pin name, AT command, or argument, it indicates that the function, feature, interface, pin, AT command, or argument is under development and currently not supported; and the asterisk (*) after a model indicates that the sample of such model is currently unavailable.



2 Product Overview

RG500L series module is an SMD type module which is engineered to meet the demanding requirements in M2M applications, such as 5G wireless router, CPE, MiFi, business router, home gateway, etc. Related information and details are listed in the table below:

Table 2: Brief Introduction of the Module

Categories		
Package Type and Number of Pins	LGA; 430	
Dimensions	(41.0 ±0.20) mm × (44.0 ±0.20) mm × (2.75 ±0.20) mm	
Weight	Approx.11 g	
Wireless Network Functions	Cellular: 5G NR/LTE/WCDMA ¹ /GNSS	
Variant	RG500L-EU/RG500L-NA	

2.1. Frequency Bands and Functions

Table 3: Wireless Network Type

Wireless Network Type	RG500L-EU	RG500L-NA
5G NR	n1/n3/n5/n7/n8/n20/n28/n38/n40/n41/n77 /n78	n2/n5/n7/n12/n25/n38/n41/n48/n66/n71/ n77/n78
LTE-FDD	B1/B3/B5/B7/B8/B20/B28/B32	B2/B4/B5/B7/B12/B13/B14/B17/B25/ B26/B30/B66/B71
LTE-TDD	B38/B40/B41/B42/B43	B38/B41/B42/B43/B48
LTE-LAA	-	B29/B46
WCDMA	B1/B5/B8	-

¹ WCDMA bands is only supported by RG500L-EU.

_



GNSS

GPS/BeiDou/GLONASS/Galileo (L1 + L5) GPS/BeiDou/GLONASS/Galileo (L1 only)

2.2. Key Features

Table 4: Key Features

Features	Details
Dower Cupply	Supply voltage: 3.3–4.3 V
Power Supply	 Typical supply voltage: 3.8 V
	Text and PDU mode
SMS	 Point-to-point MO and MT
SIVIS	SMS cell broadcast
	 SMS storage: (U)SIM card by default
(U)SIM Interfaces	 Supports USIM/SIM card: 1.8 V, 3.0 V
(O)ONVINITENACES	Supports Dual SIM Single Standby
Audio Features	Supports two digital audio interfaces: PCM
	Used for audio function with external SLIC
PCM Interfaces	 Supports long frame synchronization and short frame synchronization
1 OW Interfaces	 Supports master and slave modes, but must be the master in long frame
	synchronization
	 Two SPI interfaces which supports slave mode* and mater mode
SPI Interfaces	 Supports synchronous and serial communication link with the peripheral
Of Finterfaces	devices
	1.8 V power domain with clock rates up to 52 MHz
I2C Interface One I2C interface	
SGMII Interfaces	IEEE 802.3 compliant
	 Supports 10/100/1000/2500 Mbps in full duplex mode
Interface for WLAN Application	Supports PCIe interface for WLAN application
	Compliant with USB 3.0 and 2.0 specifications, with transmission rates up
	to 5 Gbps on USB 3.0 and 480 Mbps on USB 2.0
USB Interface	 Used for AT command communication, data transmission, GNSS NMEA*
	sentence output, software debugging and firmware upgrade
	 USB serial driver: supports USB serial driver for Windows 7/8/8.1/10
SDIO Interface	Supports SD 3.0 protocol
	Only used for SD card
	Main UART:
UART Interfaces	 Used for AT command communication and data transmission
S. II C. III COI GOOD	Baud rate: 115200 bps
	Supports RTS and CTS hardware flow control



	Debug UART:
	 Used for Linux console and log output
	 Baud rate: 921600 bps
	Bluetooth UART:
	 Used for Bluetooth communication
	 Baud rate: 115200 bps
	PCI Express Base Specification Revision 3.0 compliant
	Data rate at 8 Gbps per lane
PCIe Interfaces	 Only supports Root Complex mode
	 Can be used to connect to an external Ethernet IC (MAC and PHY) or WLAN IC
Network Indication*	NET_MODE and NET_STATUS to indicate network connectivity status
AT Commands	Compliant with 3GPP TS 27.007, 27.005 and Quectel enhanced AT commands
	Cellular: ANT0-ANT7
Antenna Interfaces	GNSS: ANT_GNSS
	50 Ω impedance
	Supports 3GPP Rel-15
	Supports 2CC CA
	 Supports uplink 256QAM* and downlink 256QAM
	 Supports DL 4 x 4 MIMO:
	RG500L-EU: n1/n3/n7/n38/n40/n41/n77/n78
	RG500L-NA: n2/n7/n25/n38/n41/n48/n77/n78
	 Supports UL 2 x 2 MIMO ²:
5G NR Features	RG500L-EU: n41/n77/n78
	RG500L-NA: n41/n48/n77/n78
	 Supports SCS 15 kHz and 30 kHz
	 Supports SA and NSA operation modes
	Supports Option 3x, 3a, 3, and Option 2
	 Maximum transmission rates ³:
	NSA: 3.74 Gbps (DL)/ 1.46 Gbps 4 (UL)
	SA: 4.67 Gbps (DL)/ 1.25 Gbps[SD1] (UL)
	Supports both FDD and TDD
	 Supports up to CA Cat 19
	 Supports 1.4 to 20 MHz RF bandwidth
LTE Features	 Supports LTE DL 4 x 4 MIMO:
	RG500L-EU: B1/B3/B7/B38/B40/B41/B42/B43
	RG500L-NA: B2/B4/B7/B25/B30/B38/B41/B42/B43/B48/B66
	 Supports UL QPSK, 16QAM and 64QAM and 256QAM modulation

 $^{^{2}}$ Uplink 2 x 2 MIMO is only supported in 5G TDD SA mode.

RG500L_Series_QuecOpen_Hardware_Design

 $^{^3}$ The maximum rates are theoretical and the actual values are subject to the network configuration. 4 1.46Gbps is the theoretical data when LTE and 5G NR uplink 256QAM are both powered on. LTE uplink256QAM in EN-DC is not required by operators and has not been verified by the system, so it is powered off by default.



	 Supports DL QPSK, 16QAM and 64QAM and 256QAM modulation
	 Maximum transmission rates
	LTE: 1.6 Gbps (DL)/ 211 Mbps (UL)
	 Supports 3GPP Rel-9 DC-HSDPA/HSPA+/HSDPA/HSUPA/WCDMA
	 Supports QPSK/16QAM/64QAM modulation
LIMTS Footures	 Maximum transmission rates
UMTS Features	DC-HSDPA: 42 Mbps
	HSUPA: 5.76 Mbps
	WCDMA: 384 kbps (DL)/ 384 kbps (UL)
Internet Protocol	 Supports MIPC/TCP/UDP/FTP/HTTP/NTP/PING/HTTPS/MMS/FTPS/
Features	SSL protocols[JW2][JW3]
T eatures	 Support PAP and CHAP for PPP connections
	 Supports GPS/BeiDou/GLONASS/Galileo
GNSS Features	Protocol: NMEA 0183
	 Data update rate: 1 Hz by default, max. 5 Hz
	 Operating temperature range ⁵: -30 °C to +70 °C
Temperature Range	 Extended temperature range ⁶: -40 °C to +85 °C
	 Storage temperature range: -40 °C to +90 °C
Firmware Upgrade	Use USB interface or FOTA for upgrade
RoHS	All hardware components are fully compliant with EU RoHS directive

2.3. Functional Diagram

The following figure shows a block diagram of the module and illustrates the major functional parts.

- Power management
- Baseband
- MCP
- Radio frequency
- Peripheral interfaces

_

⁵ To meet this operating temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this operating temperature range, the module can meet 3GPP specifications.

⁶ To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions such as voice, SMS, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.



2.4. Pin Assignment

The following figure illustrates the pin assignment of the module.




Figure 1: Pin Assignment (Top View)



NOTE

Keep all RESERVED pins and unused pins unconnected.

2.5. Pin Description

The following table shows the DC characteristics and pin descriptions.

Table 5: I/O Parameters Definition

Туре	Description
Al	Analog Input
AO	Analog Output
AIO	Analog Input/Output
DI	Digital Input
DO	Digital Output
DIO	Digital Input/Output
OD	Open Drain
PI	Power Input
PO	Power Output

Table 6: Pin Description

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT_BB	235, 236, 238	PI	Power supply for the module's baseband part	Vmax = 4.3 V Vmin = 3.3 V	
VBAT_RF1	229, 230, 232, 233	PI	Power supply for the module's RF part	Vnom = 3.8 V	



VBAT_RF2	107, 109, 110, 112	PI	Used to connect decoupling capacitors		There is no need to connect the pin to the external power supply.
VDD_EXT	66	РО	Provide 1.8 V for external circuit	Vnom = 1.8 V Iomax = 50 mA	Power supply for external GPIO's pull-up circuits.
Turn On/Off & Othe	r Control Sig	gnals			
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWRKEY	7	DI	Turn on/off the module	- 1.8 V	Internally pulled up to 1.8 V.
RESET_N	8	DI	Reset the module	1.0 V	Internally pulled up to 1.8 V. Active low.
PON_1	9	DI	Turn on/off the module	VBAT_BB	
RESTORE_KEY	207	DI	Restore the module	4.0.1/	
WPS_KEY*	204	DI	Wi-Fi protected setup	- 1.8 V	
Indication Signals					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
Pin Name STATUS	Pin No. 222	I/O OD	Description Indicate the module's operation status		Comment PMIC_ISINK3
			Indicate the module's		
STATUS	222	OD	Indicate the module's operation status Indicate the module's network registration	Characteristics	
STATUS NET_MODE*	222	OD DO	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity	Characteristics	PMIC_ISINK3
STATUS NET_MODE* NET_STATUS*	222 219 239	OD DO OD	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity status Indicate the module's	Characteristics	PMIC_ISINK3 PMIC_ISINK2
STATUS NET_MODE* NET_STATUS* AIR_MODE*	222 219 239 225	OD DO OD	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity status Indicate the module's flight mode Indicate the Wi-Fi	Characteristics	PMIC_ISINK3 PMIC_ISINK2
STATUS NET_MODE* NET_STATUS* AIR_MODE* WIFI_MESH*	222 219 239 225 210	OD DO OD DO	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity status Indicate the module's flight mode Indicate the Wi-Fi mesh function status Indicate the (U)SIM	1.8 V	PMIC_ISINK3 PMIC_ISINK2
STATUS NET_MODE* NET_STATUS* AIR_MODE* WIFI_MESH* USIM_LED*	222 219 239 225 210 216	OD DO OD DO DO	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity status Indicate the module's flight mode Indicate the Wi-Fi mesh function status Indicate the (U)SIM card function status Indicate the VoIP	1.8 V	PMIC_ISINK3 PMIC_ISINK2
STATUS NET_MODE* NET_STATUS* AIR_MODE* WIFI_MESH* USIM_LED* VOIP_LED*	222 219 239 225 210 216	OD DO OD DO DO	Indicate the module's operation status Indicate the module's network registration mode Indicate the module's network activity status Indicate the module's flight mode Indicate the Wi-Fi mesh function status Indicate the (U)SIM card function status Indicate the VoIP	1.8 V	PMIC_ISINK3 PMIC_ISINK2



USB_VBUS	82	AI	USB connection detect	Vmax = 15 V Vmin = 4.2 V Vnom = 5.0 V	Used for USB connection detection (disabled by default). Cannot be used for power supply.
USB_DP	83	AIO	USB differential data (+)		Require differential
USB_DM	85	AIO	USB differential data (-)		impedance of 90 Ω .
USB_SS_TX_P	76	АО	USB 3.0 super-speed transmit (+)		
USB_SS_TX_M	74	АО	USB 3.0 super-speed transmit (-)		Require differential impedance of 90 Ω .
USB_SS_RX_P	79	AI	USB 3.0 super-speed receive (+)		If unused, connect RX to GND directly.
USB_SS_RX_M	77	Al	USB 3.0 super-speed receive (-)		_
USB_ID	75	DI	USB ID detect	4.0.1/	
OTG_PWR_EN	80	DO	OTG power control	- 1.8 V	
(U)SIM Interfaces					
(U)SIM Interfaces Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
	Pin No. 245	I/O	Description (U)SIM1 card power supply	_	Comment
Pin Name			(U)SIM1 card power	Characteristics	Comment
Pin Name USIM1_VDD	245	РО	(U)SIM1 card power supply	_	Comment
Pin Name USIM1_VDD USIM1_DATA	245	PO DIO	(U)SIM1 card power supply (U)SIM1 card data	Characteristics	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK	245 248 247	PO DIO DO	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock	Characteristics	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK USIM1_RST	245 248 247 244	PO DIO DO	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock (U)SIM1 card reset (U)SIM1 card	Characteristics 1.8/3.0 V	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK USIM1_RST USIM1_DET	245 248 247 244 249	PO DIO DO DO DI	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock (U)SIM1 card reset (U)SIM1 card hot-plug detect (U)SIM2 card power	Characteristics 1.8/3.0 V 1.8 V	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK USIM1_RST USIM1_DET USIM2_VDD	245 248 247 244 249 250	PO DIO DO DO DI PO	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock (U)SIM1 card reset (U)SIM1 card hot-plug detect (U)SIM2 card power supply	Characteristics 1.8/3.0 V	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK USIM1_RST USIM1_DET USIM2_VDD USIM2_DATA	245 248 247 244 249 250 251	PO DIO DO DI PO DIO	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock (U)SIM1 card reset (U)SIM1 card hot-plug detect (U)SIM2 card power supply (U)SIM2 card data	Characteristics 1.8/3.0 V 1.8 V	Comment
Pin Name USIM1_VDD USIM1_DATA USIM1_CLK USIM1_RST USIM1_DET USIM2_VDD USIM2_DATA USIM2_CLK	245 248 247 244 249 250 251 253	PO DIO DO DI PO DIO DO DO	(U)SIM1 card power supply (U)SIM1 card data (U)SIM1 card clock (U)SIM1 card reset (U)SIM1 card hot-plug detect (U)SIM2 card power supply (U)SIM2 card data (U)SIM2 card clock	Characteristics 1.8/3.0 V 1.8 V	Comment



Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SD_CLK	67	DO	SD card clock		
SD_CMD	64	DIO	SD card command	_	
SD_DATA0	65	DIO	SDIO data bit 0	4 00/0 0 1/	
SD_DATA1	71	DIO	SDIO data bit 1	- 1.86/3.0 V	Only used for SD card.
SD_DATA2	70	DIO	SDIO data bit 2	_	card.
SD_DATA3	68	DIO	SDIO data bit 3		
SD_DET	69	DI	SD card hot-plug detect	1.8 V	_
SDIO_PU_VDD	72	РО	SD card IO pull-up power supply	1.86/3.0 V	
Main UART Interfa	ce				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
MAIN_CTS	201	DO	DTE clear to send signal from DCE		Connect to DTE's CTS
MAIN_RTS	203	DI	DTE request to send signal to DCE	_ 1.8 V	Connect to DTE's RTS
MAIN_RXD	202	DI	Main UART receive		
MAIN_TXD	200	DO	Main UART transmit		
Bluetooth UART In	nterface				
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
BT_TXD	45	DO	Bluetooth UART transmit		
BT_RXD	276	DI	Bluetooth UART receive	4.0.\/	
BT_RTS	48	DI	DTE request to send signal to DCE	- 1.8 V	Connect to DTE's RTS
BT_CTS	277	DO	DTE clear to send signal from DCE	_	Connect to DTE's CTS
Debug UART Inter	face				
				DO	
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment



DBG_TXD	206	DO	Debug UART transmit		
I2C Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
TP_I2C_SCL	243	OD	I2C serial clock		Should be externally pulled up to 1.8 V.
TP_I2C_SDA	242	OD	I2C serial data	1.8 V	If unused, keep them open.
PCM Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCM0_SYNC*	62	DIO	PCM0 data frame sync		In master mode, they are output signals. In
PCM0_CLK*	63	DIO	PCM0 clock	_	slave mode, they are input signals.
PCM0_DIN*	61	DI	PCM0 data input		If unused, keep them open. In master mode, they are output signals. In slave mode, they are input signals. If unused, keep them
PCM0_DOUT*	59	DO	PCM0 data output		
PCM1_SYNC	217	DIO	PCM1 data frame sync	– 1.8 V	
PCM1_CLK	215	DIO	PCM1 clock	_	
PCM1_DIN	212	DI	PCM1 data input	_	
PCM1_DOUT	211	DO	PCM1 data output		open.
PCIe Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PCIE0_REFCLK_P	56	AO	PCle0 reference clock (+)		
PCIE0_REFCLK_M	55	AO	PCIe0 reference clock (-)		Require differential impedance of 85 Ω .
PCIE0_TX_M	50	AO	PCIe0 transmit (-)		PCIe Gen3 compliant.
PCIE0_TX_P	49	AO	PCIe0 transmit (+)		If unused, connect
PCIE0_RX_M	52	AI	PCIe0 receive (-)		RX traces to GND directly.
PCIE0_RX_P	53	AI	PCIe0 receive (+)		-
PCIE0_CLKREQ_N	281	DI	PCIe0 clock request	1.8 V	



PCIE0_RST_N	54	DO	PCIe0 reset		
PCIE0_WAKE_N	60	DI	PCIe0 wake up	_	
PCIE1_REFCLK_P	46	АО	PCIe1 reference clock (+)		
PCIE1_REFCLK_M	44	AO	PCle1 reference clock (-)		Require differential impedance of 85 Ω
PCIE1_TX0_M	34	AO	PCIe1 transmit (-)		PCle Gen3
PCIE1_TX0_P	32	AO	PCIe1 transmit (+)		compliant. If unused, connect
PCIE1_RX0_M	38	Al	PCIe1 receive (-)		RX to GND directly
PCIE1_RX0_P	40	Al	PCIe1 receive (+)		
PCIE1_CLKREQ_N	273	DI	PCIe1 clock request		
PCIE1_RST_N	27	DO	PCle1 reset	1.8 V	
PCIE1_WAKE_N	30	DI	PCle1 wake up	_	
PCIE2_REFCLK_P	29	АО	PCIe2 reference clock (+)		
PCIE2_REFCLK_M	28	AO	PCle2 reference clock (-)		Require differential impedance of 85 Ω.
PCIE2_TX_M	25	AO	PCIe2 transmit (-)		PCIe Gen3
PCIE2_TX_P	26	AO	PCIe2 transmit (+)		compliant. If unused, connect
PCIE2_RX_M	22	Al	PCIe2 receive (-)		RX to GND directly
PCIE2_RX_P	23	Al	PCIe2 receive (+)		
PCIE2_CLKREQ_N	21	DI	PCle2 clock request		
PCIE2_RST_N	18	DO	PCle2 reset	1.8 V	
PCIE2_WAKE_N	270	DI	PCIe2 wake up		
PCIE3_REFCLK_P*	13	АО	PCle3 reference clock (+)		— Doquiro difforontial
PCIE3_REFCLK_M*	11	AO	PCle3 reference clock (-)		Require differential impedance of 85 Ω.PCIe Gen3
PCIE3_TX_M*	14	AO	PCIe3 transmit (-)		compliant.
PCIE3_TX_P*	16	AO	PCIe3 transmit (+)		If unused, connect RX to GND directly.
PCIE3_RX_M*	17	Al	PCIe3 receive (-)		•



PCIE3_RX_P*	19	Al	PCIe3 receive (+)		
PCIE3_CLKREQ_N*	15	DI	PCIe3 clock request		
PCIE3_RST_N*	269	DO	PCIe3 reset	1.8 V	
PCIE3_WAKE_N*	268	DI	PCIe3 wake up	-	
LCM Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
LSDI	102	DI	SPI serial input data		
LSA0	108	DO	Indicate transmission of data or command	1.8 V	
LSCE0B	105	DO	SPI chip select		
LSRSTB	422	DO	SPI reset		
LSCK	114	DO	SPI serial clock		
LSDA	111	DO	SPI serial output data		
PWM	88	DO	PWM output		For LCD only.
LCD_TE	99	DI	LCM tearing effect	_	
LCD_RST	93	DO	LCM reset	_	
SGMII Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
MDIO_DATA	267	DIO	MDIO data	_	
MDIO_CLK	265	DO	MDIO clock		
EPHY0_INT_N	410	DI	SGMII0 interrupt	4.0.1/	
EPHY0_RST_N	411	DO	SGMII0 reset	- 1.8 V	
EPHY1_INT_N	258	DI	SGMII1 interrupt	_	
EPHY1_RST_N	261	DO	SGMII1 reset	_	
SGMII0_RX_M	5	Al	SGMII0 receive (-)		Require differential
SGMII0_RX_P	4	Al	SGMII0 receive (+)		impedance of 100 Ω .
SGIVIIIU_KX_F	4	ΛI	20111110 1000110 (1)		If unused, connect



SGMII0_TX_M	2	AO	SGMII0 transmit (-)
SGMII1_RX_M	260	Al	SGMII1 receive (-)
SGMII1_RX_P	262	Al	SGMII1 receive (+)
SGMII1_TX_P	264	АО	SGMII1 transmit (+)
SGMII1_TX_M	263	AO	SGMII1 transmit (-)

WWAN/WLAN Control Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
WLAN_SYSRST_5G	271	DO	WLAN 5 GHz system reset		
WLAN_2.4G_EN*	272	DO	WLAN 2.4 GHz function enable control	-	Reserved.
WLAN_SYSRST_ 2.4G	274	DO	WLAN 2.4 GHz system reset	-	
WLAN_5G_EN*	406	DO	WLAN 5 GHz function enable control		Reserved.
BT_ACT_TXD 7	36	DO	Coexistence interface for WWAN and 5 GHz Wi-Fi	_	
BT_PRI_RXD ⁷	275	DO	Coexistence interface for WWAN and 5 GHz Wi-Fi	1.8 V	Used for
WLAN_ACT	39	DI	Coexistence interface for WWAN and 5 GHz Wi-Fi	_	WWAN/WLAN coexistence by
PTA_TX	279	DO	Coexistence interface for WWAN and 2.4 GHz Wi-Fi	_	default.
PTA_RX	278	DO	Coexistence interface for WWAN and 2.4 GHz Wi-Fi		
GPIO_15	280	DI	Coexistence interface for WWAN and 2.4 GHz Wi-Fi		Used for WWAN/WLAN coexistence by default.

RF Antenna Interfaces

⁷ Please note that this pin is for WWAN and Wi-Fi coexistence function, not for WWAN and Bluetooth coexistence function.



Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ANT0	121	AIO	Antenna 0 interface		
ANT1	130	AIO	Antenna 1 interface		_
ANT2	139	Al	Antenna 2 interface		_
ANT3	148	Al	Antenna 3 interface		_
ANT4	157	Al	Antenna 4 interface		50 Ω impedance.
ANT5	166	Al	Antenna 5 interface		_
ANT6	175	AIO	Antenna 6 interface		_
ANT7	184	AIO	Antenna 7 interface		-
ANT_GNSS	193	AI	GNSS antenna interface		
SPI Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SPI0_CS*	255	DO	SPI0 chip select		
SPI0_CLK*	257	DO	SPI0 clock		
SPI0_MOSI*	259	DO	SPI0 master-out slave-in	_	
SPI0_MISO*	256	DI	SPI0 master-in salve-out	- 1.8 V	
SPI3_CS	218	DO	SPI3 chip select	- 1.0 V	
SPI3_CLK	220	DO	SPI3 clock	_	Recommended for SLIC IC communication.
SPI3_MOSI	223	DO	SPI3 master-out slave-in	_	
SPI3_MISO	221	DI	SPI3 master-in salve-out		
ADC Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
1000	241	AI	General-purpose ADC interface	1.78 V	Max input 1.78 V. If unused, connect
ADC0			ADC IIIlellace		to GND directly.



ADC2	138	Al	General-purpose ADC interface		them to GND directly.
Other Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	81	DI	Force the module into emergency download mode		
SLIC_RST_N	208	DO	SLIC reset		
SLIC_INT_N	214	DI	SLIC interrupt		
TP_RST	237	DO	TP reset	1.8 V	
TP_INT	405	DI	TP interrupt		
BT_EN*	240	DO	Bluetooth enable control		Reserved.
I2S0_MCK	209	DO	I2S0 master clock		
Reserved Pins					
Pin Name	Pin No.				
35, 37, 41, 43, 58, 84, 87, 89, 91, 92, 94, 95, 97, 98, 100, 101, 103, 150, 153, 165, RESERVED 171, 174, 177, 183, 186, 189, 199, 282–298, 395–399, 413–417, 419, 420, 423–428					
GND					
Pin Name	Pin No.				
GND	3, 6, 10, 12, 20, 24, 31, 33, 42, 47, 51, 57, 73, 78, 86, 90, 96, 104, 106, 113, 115–120, 122–129, 131–134, 136, 137, 140–147, 149, 151, 152, 154–156, 158–164, 167–170, 172, 173, 176, 178–182, 185, 187, 188, 190–192, 194–198, 224, 226–228, 231, 234, 246, 266, 299–394, 400–404, 407–409, 412, 418, 421, 429, 430				

3 Operating Characteristics



3.1. Operating Modes

The table below outlines operating modes of the module.

Table 7: Overview of Operating Modes

Mode	Details				
Normal Operation	Idle	Software is active. The module is registered on the network and ready to send and receive data.			
	Voice/Data	Network connection is ongoing. In this mode, the power consumption is decided by network setting and data transfer rate.			
Minimum Functionality Mode	AT+CFUN=0 command can set the module to the minimum functionality mode. In this case, both RF function and (U)SIM card are invalid.				
Airplane Mode	AT+CFUN=4 command can set the module to airplane mode. In this case, RF function is invalid.				
Sleep Mode	In this mode, current consumption of the module will be reduced to the minimal level. In this mode, the module can still receive paging, SMS, voice call and TCP/UDP data from network.				
Power Down Mode	In this mode, the power management unit shuts down the power supply. Software is not active. The serial interfaces are not accessible. Operating voltage (connected to VBAT_RF1 and VBAT_BB) remains applied.				

NOTE

For more details about AT commands, see Chapter 9.1.

3.2. Sleep Mode

DRX of the module is able to reduce the current consumption to a minimum value during sleep mode, and DRX cycle index values are broadcasted by the wireless network. The diagram below illustrates the relationship between the DRX run time and the current consumption of the module in this mode. The longer the DRX cycle is, the lower the current consumption will be.






Figure 2: DRX Run Time and Current Consumption in Sleep Mode

3.2.1. UART Application Scenario

If the host communicates with the module via UART interface, the following precondition should be met to set the module into sleep mode:

Execute AT+QSCLK=1 command to enable sleep mode, for more details, see Chapter 9.2.

3.2.2. USB Application Scenario[JW4]

If the host communicates with the module via USB interface, the following precondition should be met to set the module into sleep mode:

Execute AT+QSCLK=1 command to enable sleep mode, for more details, see Chapter 9.2.

3.3. Airplane Mode

When the module enters airplane mode, the RF function will be disabled, and all AT commands related to it will be inaccessible. This mode can be set via **AT+CFUN**.

AT+CFUN=<fun> command provides choices of the functionality level by setting <fun> into 0, 1 or 4.

- AT+CFUN=0: Minimum functionality (disable RF function and (U)SIM function).
- AT+CFUN=1: Full functionality (default).
- AT+CFUN=4: Airplane mode (disable RF function).

NOTE



The execution of **AT+CFUN** command will not affect GNSS function. For more details about AT commands, see *Chapter 9.1*.

3.4. Power Supply

3.4.1. Power Supply Pins

The module provides 7 VBAT pins dedicated to the connection with the external power supply and provides power supply for external GPIO's pull-up circuits with VDD_EXT. There are two separate voltage domains for VBAT and one voltage for external circuits.

- Four VBAT_RF1 pins for RF part.
- Three VBAT_BB pins for baseband part.
- One VDD_EXT pin for external GPIO's pull-up circuits

Table 8: Pin Definition of Power Supply

Pin Name	Pin No.	I/O	Description	Comment
VBAT_BB	235, 236, 238	PI	Power supply for the module's baseband part	
VBAT_RF1	229, 230, 232, 233	PI	Power supply for the module's RF part	
VDD_EXT	66	РО	Provide 1.8 V for external circuit	Power supply for external GPIO's pull-up circuits.

3.4.2. Reference Design for Power Supply

The performance of the module largely depends on the power source. The power supply of the module should be able to provide sufficient current of 4.5 A at least. If the voltage difference between input and output is not too high, it is suggested that an LDO should be used to supply power to the module. If there is a big voltage difference between input and the desired output VBAT, a buck converter is preferred as the power supply.

The following figure illustrates a reference design for +5 V input power source.






Figure 3: Reference Design of Power Supply

3.4.3. Requirements for Voltage Stability

The power supply range of the module is from 3.3 V to 4.3 V. Please make sure the input voltage will never drop below 3.3 V.




Figure 4: Power Supply Limits during Burst Transmission

To decrease voltage drop, a bypass capacitor of about 470 μ F with low ESR (ESR = 0.7 Ω) should be used, and a multi-layer ceramic chip (MLCC) capacitor array should also be reserved due to its ultra-low ESR. It is recommended to use ceramic capacitors for composing the MLCC array, and place these capacitors close to VBAT pins. The main power supply from an external application must be a single voltage source and can be expanded to two sub paths with the star structure. The width of VBAT_BB trace should be no less than 2.5 mm. The width of VBAT_RF trace should be no less than 3 mm. In principle, the longer the VBAT trace is, the wider it should be.

In addition, to ensure the stability of the power supply, it is necessary to add a high-power TVS diode at the front end of the power supply. Reference circuit is shown as below:






Figure 5: Star Structure of the Power Supply

NOTE

To avoid damaging internal flash, do not switch off the power supply when the module works normally. Only after shutting down the module with PWRKEY or PON_1 can you cut off the power supply.

3.5. Turn On

3.5.1. Turn on the Module with PWRKEY

Table 9: Pin Definition of PWRKEY

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	7	DI	Turn on/off the module	Internally pulled up to 1.8 V.

When the module is in power-off mode, you can turn it on to make it enter normal operation mode by driving PWRKEY low for at least 500 ms. It is recommended to use an open drain/collector driver to control PWRKEY. If PWRKEY is kept low for more than 8 s after turning on the module, the module would reset repeatedly. [JW5]






Figure 6: Reference Circuit of Turing on the Module with Driving Circuit

Another way to control PWRKEY is by using a button directly. When pressing the button, an electrostatic strike may be generated from finger. Therefore, a TVS component shall be placed near the button for ESD protection.




Figure 7: Reference Circuit of Turing on the Module with Keystroke



The turn-on scenario is illustrated in the following figure.




Figure 8: Timing of Turning on the Module

NOTE

- 1. Please ensure that VBAT is stable for at least 30 ms before pulling down PWRKEY.
- 2. Ensure that there is no large capacitance on PWRKEY and RESET_N pins.

3.5.2. Turn on the Module with PON_1

When the module is in power-down mode, you can turn it on to normal mode by driving the PON_1 pin high.

Table 10: Pin Definition of PON_1

Pin Name	Pin No.	I/O	Description
PON_1	9	DI	Turn on/off the module



3.6. Turn Off

You can use the following ways to turn off the module.

3.6.1. Turn off the Module with PWRKEY

You can turn off the module by driving PWRKEY low for at least 1000 ms and then releasing it.

The turn-off scenario is illustrated in the following figure.




Figure 9: Timing of Turning off the Module

3.6.2. Turn off the Module with PON_1

You can turn off the module by driving PON_1 low.

NOTE

- When turning off the module with PON_1, please keep PWRKEY at a high level after the execution of power-off. Otherwise, the module will be turned on again after power-off.
- 2. When USB_VBUS is in place, the module always remains in the power-on state.
- To avoid damaging internal flash, do not switch off the power supply when the module works normally. Only after shutting down the module with PWRKEY or PON_1, can you cut off the power supply.

3.7. Reset

You can reset the module by driving RESET_N low for at least 250-550 ms* and then releasing it. The



RESET_N signal is sensitive to interference, so it is recommended to route the trace as short as possible and surround it with ground.

Table 11: Pin Definition of RESET_N

Pin Name	Pin No.	I/O	Description	Comment
RESET_N	8	DI	Reset the module	Internally pulled up to 1.8 V. Active low.

The recommended circuit is similar to the PWRKEY control circuit. An open drain/collector driver or button can be used to control the RESET_N.




Figure 10: Reference Circuit of RESET_N with Driving Circuit




Figure 11: Timing of Resetting the Module

NOTE

- Use RESET_N only when you fail to turn off the module with PWRKEY or PON_1.
- 2. Ensure that there is no large capacitance on PWRKEY and RESET_N pins.



4 Application Interfaces

4.1. USB Interface

The module provides one integrated Universal Serial Bus (USB) interface which complies with the USB 3.0/2.0 specifications and supports super speed (5 Gbps) on USB 3.0, high speed (480 Mbps) and full speed (12 Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA* sentence output, software debugging and firmware upgrade.

Pin definition of the USB interface is as follows:

Table 12: Pin Definition of USB Interface

Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	82	Al	USB connection detect	Used for USB connection detection (disabled by default). Cannot be used for power supply.
USB_DP	83	AIO	USB differential data (+)	Require differential
USB_DM	85	AIO	USB differential data (-)	impedance of 90 Ω .
USB_SS_TX_P	76	AO	USB 3.0 super-speed transmit (+)	- 5
USB_SS_TX_M	74	AO	USB 3.0 super-speed transmit (-)	Require differential impedance of 90 Ω .
USB_SS_RX_P	79	Al	USB 3.0 super-speed receive (+)	If unused, connect RX to GND directly.
USB_SS_RX_M	77	Al	USB 3.0 super-speed receive (-)	
USB_ID	75	DI	USB ID detect	
OTG_PWR_EN	80	DO	OTG power control	



It is recommended to reserve test points for debugging and firmware upgrading in your design.




Figure 12: Reference Circuit of USB Interface

To ensure the signal integrity of USB data traces, you must place R1, R2, R3, R4, C1 and C2 close to the module, C3 and C4 close to the device, and keep these resistors close to each other. Keep the extra stubs of traces as short as possible.

To meet the USB specifications, the following principles should be complied with when designing the USB interface.

- It is important to route the USB signal traces as differential pairs with ground surrounded. The impedance of USB 2.0/3.0 differential trace is 90 Ω .
- For USB 2.0 signal traces, length matching within the differential data pair (between USB_DM and USB_DP) should be less than 0.5 mm. For USB 3.0 signal traces, length matching within each differential data pair (within TX or RX) should be less than 0.125 mm.
- Do not route signal traces under crystals, oscillators, magnetic devices, PCIe and RF signal traces.
 It is important to route the USB differential traces in inner-layer of the PCB, and surround the traces with ground on that layer and ground planes above and below.
- Junction capacitance of the ESD protection components might cause influences on USB data traces, so please pay attention to the selection of the device. Typically, the stray capacitance should be less than 3.0 pF for USB 2.0, and less than 0.5 pF for USB 3.0.
- If possible, reserve a 0 Ω resistor on USB_DP and USB_DM traces respectively.



For more details about the USB specifications, please visit http://www.usb.org/home.

NOTE

- 1. Currently only USB 2.0 interface supports firmware upgrade.
- 2. When USB_VBUS is in place, the module always remains in the power-on state.

4.2. (U)SIM Interfaces

The (U)SIM interface circuitry meets *ETSI* and *IMT-2000* requirements. Both Class B (3.0 V) and Class C (1.8 V) (U)SIM cards are supported, and Dual SIM Single Standby function is supported.

Table 13: Pin Definition of (U)SIM Interfaces

Pin Name	Pin No.	I/O	Description
USIM1_VDD	245	PO	(U)SIM1 card power supply
USIM1_DATA	248	DIO	(U)SIM1 card data
USIM1_CLK	247	DO	(U)SIM1 card clock
USIM1_RST	244	DO	(U)SIM1 card reset
USIM1_DET	249	DI	(U)SIM1 card hot-plug detect
USIM2_VDD	250	PO	(U)SIM2 card power supply
USIM2_DATA	251	DIO	(U)SIM2 card data
USIM2_CLK	253	DO	(U)SIM2 card clock
USIM2_RST	254	DO	(U)SIM2 card reset
USIM2_DET	252	DI	(U)SIM2 card hot-plug detect

The module supports (U)SIM card hot-plug via the USIM_DET pin, which is a level-triggered pin. The hot-plug function is disabled by default.

4.2.1. Normally Closed (U)SIM Card Connector

With a normally closed (U)SIM card connector, USIM_DET is normally short-circuited to ground when there is no (U)SIM card inserted. A (U)SIM card insertion will drive USIM_DET from low to high level, and



the removal of it will drive USIM_DET from high to low level.

- When the (U)SIM is absent, CD is short-circuited to ground and USIM_DET is at low level.
- When the (U)SIM is inserted, CD is open from ground and USIM_DET is at high level.

The following figure shows a reference design of (U)SIM interface with a normally closed (NC) (U)SIM card connector.




Figure 13: Reference Circuit of Normally Closed (U)SIM Card Connector

4.2.2. Normally Open (U)SIM Card Connector

With a normally open (U)SIM card connector, USIM_DET is normally open when a (U)SIM card is not inserted. A (U)SIM card insertion will drive USIM_DET from high to low level, and the removal of it will drive USIM_DET from low to high level.

- When the (U)SIM is absent, CD1 is open from CD2 and USIM_DET is at high level.
- When the (U)SIM is inserted, CD1 is short-circuited to ground and USIM_DET is at low level.

The following figure shows a reference design of (U)SIM interface with a normally open (NO) (U)SIM card connector.






Figure 14: Reference Circuit of Normally Open (U)SIM Card Connector

4.2.3. (U)SIM Card Connector Without Hot-Plug

If (U)SIM card detection function is not needed, please keep USIM_DET unconnected.

A reference circuit for (U)SIM card interface with a 6-pin (U)SIM card connector without hot-plug function is illustrated in the following figure.




Figure 15: Reference Circuit of a 6-Pin (U)SIM Card Connector



To enhance the reliability and availability of the (U)SIM card interface in applications, please follow the criteria below in (U)SIM circuit design.

- Keep (U)SIM card connector as close as possible to the module. Keep the trace length as less than 200 mm as possible.
- Keep (U)SIM card signal traces away from RF and VCC traces.
- To avoid crosstalk between USIM_DATA and USIM_CLK, keep them away from each other and shield them with ground surrounded.
- To offer better ESD protection, it is recommended to add a TVS array with a parasitic capacitance not exceeding 45 pF. The 33 Ω resistors should be added in series between the module and the (U)SIM card connector to suppress EMI spurious transmission and enhance ESD protection. The 10 pF capacitors are used to filter out RF interference.
- Reserve a 1 µF shunt capacitor on the power rails of (U)SIM and place this capacitor close to the (U)SIM connector.

4.3. I2C Interface

The module provides one I2C interface. As an open drain output, I2C interface should be pulled up to 1.8 V.

Table 14: Pin Definition of I2C Interface

Pin Name	Pin No.	I/O	Description	Comment
TP_I2C_SCL	243	OD	I2C serial clock	Should be externally pulled up to 1.8 V.
TP_I2C_SDA	242	OD	I2C serial data	If unused, keep them open.

4.4. PCM Interfaces

The module provides two PCM interfaces. The key features of the PCM interfaces are listed below:

- Used for audio function with external SLIC
- Supports long frame synchronization/short frame synchronization
- Supports master and slave modes, but must be the master in long frame synchronization



Table 15: Pin Definition of PCM Interfaces

Pin Name	Pin No.	I/O	Description	Comment	
PCM0_SYNC*	62	DIO	PCM0 data frame sync	In master mode, they are output signals. In slave mode, they are input signals.	
PCM0_CLK*	63	DIO	PCM0 clock	- they are input signals.	
PCM0_DIN*	61	DI	PCM0 data input	If we are the consequence	
PCM0_DOUT*	59	DO	PCM0 data output	 If unused, keep them open. 	
PCM1_SYNC	217	DIO	PCM1 data frame sync	In master mode, they are output signals. In slave mode,	
PCM1_CLK	215	DIO	PCM1 clock	they are input signals.	
PCM1_DIN	212	DI	PCM1 data input	If unused, keep them open.	
PCM1_DOUT	211	DO	PCM1 data output		

NOTE

PCM1 is used for SLIC by default.

4.5. UART Interfaces

The module provides three UART interfaces and the following table shows their features:

Table 16: UART Information

UART Types	Baud Rate	Functions
Main UART interface	115200 bps	AT command communication and data transmission
Debug UART interface	921600 bps	Linux console and log output
Bluetooth UART interface	115200 bps	Bluetooth communication



Table 17: Pin Definition of UART Interfaces

Pin Name	Pin No.	I/O	Description	Comment
MAIN_CTS	201	DO	DTE clear to send signal from DCE	Connect to DTE's CTS
MAIN_RTS	203	DI	DTE request to send signal to DCE	Connect to DTE's RTS
MAIN_RXD	202	DI	Main UART receive	
MAIN_TXD	200	DO	Main UART transmit	
BT_TXD	45	DO	Bluetooth UART transmit	
BT_RXD	276	DI	Bluetooth UART receive	
BT_RTS	48	DI	DTE request to send signal to DCE	Connect to DTE's RTS
BT_CTS	277	DO	DTE clear to send signal from DCE	Connect to DTE's CTS
DBG_RXD	205	DI	Debug UART receive	
DBG_TXD	206	DO	Debug UART transmit	

The following figure illustrates the reference design for Bluetooth UART interface connection between RG500L series and Wi-Fi/Bluetooth module.




Figure 16: Bluetooth UART Interface Connection

The module provides 1.8 V UART interfaces. A level shift circuit should be used if the application is equipped with a 3.3 V UART interface. The following figure shows a reference design with voltage level translator chip.






Figure 17: Reference Circuit with Level Translator Chip

Another example with transistor circuit is shown as below. For the design of circuits shown in dotted lines, see that shown in solid lines, but pay attention to the direction of connection.




Figure 18: Reference Circuit with Transistor Circuit

NOTE

- 1. Transistor circuit solution is not suitable for applications with baud rates exceeding 460 kbps.
- 2. Please note that the module CTS is connected to the device CTS, and the module RTS is connected to the device RTS.



4.6. SDIO Interface

The module provides one SD 3.0 protocol compliant SDIO interface for SD card connection.

Table 18: Pin Definition of SDIO Interface

Pin Name	Pin No.	I/O	Description	Comment
SD_CLK	67	DO	SD card clock	
SD_CMD	64	DIO	SD card command	_
SD_DATA0	65	DIO	SDIO data bit 0	_
SD_DATA1	71	DIO	SDIO data bit 1	Only used for SD card.
SD_DATA2	70	DIO	SDIO data bit 2	_
SD_DATA3	68	DIO	SDIO data bit 3	_
SD_DET	69	DI	SD card hot-plug detect	_
SDIO_PU_VDD	72	РО	SD card IO pull-up	
	· -		power supply	

The following figure illustrates a reference design of SD card interface with the module.




Figure 19: Reference Circuit of SD Card Interface



To ensure communication performance with SD card, the following design principles should be complied with:

- The voltage range of SD card power supply VDD_3V is 2.7–3.6 V and a sufficient current of up to 0.8 A should be provided. SDIO_PU_VDD is the SDIO bus power domain, which can be used for SD card IO signal pull-up.
- To avoid jitter of bus, pull up SD_CMD and SD_DATA to SDIO_PU_VDD with R7–R11. Value of these resistors can be 10–100 k Ω and the recommended value is 100 k Ω .
- To improve signal quality, it is recommended to add 0 Ω resistors R1 to R6 in series between the module and the SD card connector. The bypass capacitors C1 to C6 are reserved and not mounted by default. All resistors and bypass capacitors should be placed close to the connector.
- For good ESD protection, it is recommended to add a TVS diode with capacitance value less than 3 pF on each SD card pins.
- It is important to route the SDIO signal traces with ground surrounded. The impedance of SDIO data trace is 50 Ω (±10 %).
- Keep SDIO signals far away from other sensitive circuits/signals such as RF circuits, analog signals, etc., as well as noisy signals such as clock signals, DC-DC signals, etc.
- It is recommended to keep the trace length difference between SD_CLK and SD_DATA/CMD less than 7.7 mm and the total routing length less than 102 mm. The total trace length inside the module is 18 mm, so the exterior total trace length should be less than 84 mm.
- Ensure the adjacent trace spacing is two times the trace width and the load capacitance of SDIO bus should be less than 5 pF.

NOTE

For SD 3.0 SDR104 mode, a sufficient current of up to 800 mA and a 4.7 μF capacitor for the power supply is necessary.

4.7. ADC Interfaces

The module provides three Analog-to-Digital Converter (ADC) interfaces. To improve the accuracy of ADC, the traces of ADC interfaces should be surrounded by ground.

Table 19: Pin Definition of ADC Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ADC0	241	Al	General-purpose ADC interface	Max input 1.78 V. If unused, connect it to GND directly.



ADC1	135	AI	General-purpose ADC interface	Max input 1.45 V.
ADC2	138	AI	General-purpose ADC interface	 If unused, connect them to GND directly.

The voltage value on ADC pins can be read via AT+QADC=<port>* command:

- AT+QADC=0: read the voltage value on ADC0
- AT+QADC=1: read the voltage value on ADC1
- AT+QADC=2: read the voltage value on ADC2

For more details about the AT command, see Chapter 9.3.

The resolution of the ADC interfaces is up to 12 bits. The following table describes the voltage range of the ADC interfaces.

Table 20: Voltage Range of ADC Interfaces

ADC Interfaces	Min.	Max.	Unit
ADC0	0.04	1.78	V
ADC1	0.05	1.45	V
ADC2	0.05	1.45	V

NOTE

- 1. The input voltage of ADC should not exceed its corresponding voltage range.
- 2. It is prohibited to supply any voltage to ADC pin when VBAT is removed.
- 3. It is recommended to use voltage divider circuit for ADC application.



4.8. LCM Interface

The module provides an LCM interface, the pin definition of the LCM interface is shown below.

Table 21: Pin Definition of LCM Interface

Pin Name	Pin No.	I/O	Description
LSDI	102	DI	SPI serial input data
LSA0	108	DO	Indicate transmission of data or command
LSCE0B	105	DO	SPI chip select
LSRSTB	422	DO	SPI reset
LSCK	114	DO	SPI serial clock
LSDA	111	DO	SPI serial output data
PWM	88	DO	PWM output (For LCD only)
LCD_TE	99	DI	LCM tearing effect
LCD_RST	93	DO	LCM reset

The following figures show the reference design for LCM interface.




Figure 20: Reference Circuit Design for LCM Interface






Figure 21: Reference Circuit of LCM External Backlight Driver

4.9. SGMII Interfaces

The module includes two integrated Ethernet MAC with two SGMII interfaces and one MDIO management interface. Key features of the SGMII interfaces are shown below:

- IEEE 802.3 compliant
- Full duplex mode for 10/100/1000/2500 Mbps
- Can be connected to an external Ethernet Switch or PHY, such as MT7531AE and RTL8221B
- The MDIO management interface and SGMII interrupt/reset signals support 1.8 V power domain

Table 22: Pin Definition of SGMII Interfaces

Pin Name	Pin No.	I/O	Description	Comment
MDIO_DATA	267	DIO	MDIO data	
MDIO_CLK	265	DO	MDIO clock	
EPHY0_INT_N	410	DI	SGMII0 interrupt	
EPHY0_RST_N	411	DO	SGMII0 reset	
EPHY1_INT_N	258	DI	SGMII1 interrupt	
EPHY1_RST_N	261	DO	SGMII1 reset	
SGMII0_RX_M	5	Al	SGMII0 receive (-)	Require differential
SGMII0_RX_P	4	Al	SGMII0 receive (+)	impedance of $100~\Omega$.



SGMII0_TX_P	1	АО	SGMII0 transmit (+)	If unused, connect RX to GND directly.
SGMII0_TX_M	2	AO	SGMII0 transmit (-)	-
SGMII1_RX_M	260	Al	SGMII1 receive (-)	
SGMII1_RX_P	262	Al	SGMII1 receive (+)	_
SGMII1_TX_P	264	AO	SGMII1 transmit (+)	_
SGMII1_TX_M	263	AO	SGMII1 transmit (-)	_




Figure 22: Reference Circuit of SGMII Interface with PHY Application

To enhance the reliability and availability of customers' application, please follow the criteria below in the Ethernet PHY circuit design:

- Keep SGMII data and control signals away from RF and VBAT traces.
- Keep the maximum trace length less than 150 mm and keep length matching within each differential pair less than 0.125 mm.
- The differential impedance of SGMII data traces is 100 Ω ±10%.
- To minimize crosstalk, the distance between separate adjacent pairs on the same layer must be equal to or larger than 1 mm.
- Less than 2 vias should be designed in each differential pair.
- Reserve enough GND plane between MDC and MDIO to prevent crosstalk.



• 0.1 μF AC coupling capacitors should be placed close to the transmitter source.

4.10. SPI Interfaces

The module provides two SPI interfaces which supports slave mode* and master mode with a maximum clock frequency of up to 52 MHz.

Table 23: Pin Definition of SPI Interfaces

Pin Name	Pin No.	I/O	Description	Comment
SPI0_CS*	255	DO	SPI0 chip select	
SPI0_CLK*	257	DO	SPI0 clock	
SPI0_MOSI*	259	DO	SPI0 master-out slave-in	
SPI0_MISO*	256	DI	SPI0 master-in salve-out	
SPI3_CS	218	DO	SPI3 chip select	
SPI3_CLK	220	DO	SPI3 clock	_
SPI3_MOSI	223	DO	SPI3 master-out slave-in	
SPI3_MISO	221	DI	SPI3 master-in salve-out	

The module provides 1.8 V SPI interfaces. A level translator between the module and the host should be used if the application is equipped with a 3.3 V processor or device interface.




Figure 23: Reference Circuit of SPI Interface with a Level Translator



4.11. PCIe Interfaces

The module provides four integrated PCIe (Peripheral Component Interconnect Express) interfaces which follow *PCI Express Base Specification Revision 3.0.* The key features of the PCIe interfaces are listed below:

- PCI Express Base Specification Revision 3.0 compliant
- Data rate at 8 Gbps per lane
- Only supports Root Complex mode
- Can be used to connect to an external Ethernet IC (MAC and PHY) or WLAN IC

Table 24: Pin Definition of PCIe Interfaces

Pin Name	Pin No.	I/O	Description	Comment	
PCIE0_REFCLK_P	56	АО	PCle0 reference clock (+)		
PCIE0_REFCLK_M	55	AO	PCIe0 reference clock (-)	Require differential	
PCIE0_TX_M	50	AO	PCIe0 transmit (-)	impedance of 85 Ω. PCIe Gen3 compliant.	
PCIE0_TX_P	49	АО	PCIe0 transmit (+)	If unused, connect RX to	
PCIE0_RX_M	52	Al	PCIe0 receive (-)	 GND directly. 	
PCIE0_RX_P	53	Al	PCIe0 receive (+)	_	
PCIE0_CLKREQ_N	281	DI	PCIe0 clock request		
PCIE0_RST_N	54	DO	PCIe0 reset		
PCIE0_WAKE_N	60	DI	PCIe0 wake up		
PCIE1_REFCLK_P	46	АО	PCle1 reference clock (+)		
PCIE1_REFCLK_M	44	АО	PCle1 reference clock (-)	Require differential	
PCIE1_TX0_M	34	АО	PCIe1 transmit (-)	impedance of 85 Ω. PCle Gen3 compliant. If unused, connect RX to GND directly.	
PCIE1_TX0_P	32	АО	PCIe1 transmit (+)		
PCIE1_RX0_M	38	Al	PCIe1 receive (-)		
PCIE1_RX0_P	40	Al	PCIe1 receive (+)	_	
PCIE1_CLKREQ_N	273	DI	PCIe1 clock request		



PCIE1_RST_N	27	DO	PCle1 reset	
PCIE1_WAKE_N	30	DI	PCIe1 wake up	
PCIE2_REFCLK_P	29	АО	PCle2 reference clock (+)	
PCIE2_REFCLK_M	28	АО	PCIe2 reference clock (-)	Require differential
PCIE2_TX_M	25	AO	PCIe2 transmit (-)	impedance of 85 Ω. PCIe Gen3 compliant.
PCIE2_TX_P	26	AO	PCIe2 transmit (+)	If unused, connect RX to
PCIE2_RX_M	22	Al	PCIe2 receive (-)	 GND directly.
PCIE2_RX_P	23	Al	PCIe2 receive (+)	
PCIE2_CLKREQ_N	21	DI	PCIe2 clock request	
PCIE2_RST_N	18	DO	PCle2 reset	
PCIE2_WAKE_N	270	DI	PCIe2 wake up	
PCIE3_REFCLK_P*	13	АО	PCle3 reference clock (+)	
PCIE3_REFCLK_M*	11	АО	PCle3 reference clock (-)	Require differential
PCIE3_TX_M*	14	AO	PCIe3 transmit (-)	impedance of 85 Ω. PCIe Gen3 compliant.
PCIE3_TX_P*	16	AO	PCIe3 transmit (+)	If unused, connect RX to
PCIE3_RX_M*	17	Al	PCIe3 receive (-)	- GND directly.
PCIE3_RX_P*	19	Al	PCIe3 receive (+)	
PCIE3_CLKREQ_N*	15	DI	PCIe3 clock request	
PCIE3_RST_N*	269	DO	PCle3 reset	
PCIE3_WAKE_N*	268	DI	PCIe3 wake up	



The following figure illustrates the PCIe interface connection.




Figure 24: Reference Circuit of PCIe Interface

The following principles of PCIe interface design should be complied with to meet PCIe specifications.

- It is important to route the PCIE_TX/RX/REFCLK signal traces as differential pairs with ground surrounded. The differential impedance is 85 Ω is recommended.
- PCIe signals must be protected from noisy signals (clocks, DC-DC, RF and so forth). All other sensitive/high-speed signals and circuits must be routed far away from PCIe traces.
- For each differential pair, intra-lane length matching should be less than 0.125 mm.
- Inter-lane length matching, that is, (the trace length matching between the PCIE_TX/RX/REFCLK pairs) is not required.
- The PCIe inter-lane spacing, and the spacing between PCIe lanes and all other signals, should be larger than 4 times the trace width.
- It is better to place the PCle AC coupling capacitors close to the transmitter source.
- Ensure not to stagger the capacitors. This can affect the differential integrity of the design and can create EMI.
- PCIe TX AC coupling capacitors should be 220 nF for Gen 3, and 100 nF is recommended for Gen 2 application.
- To reduce the probability for layer-to-layer manufacturing variation, minimize layer transitions on the main route (in other words, apply layer transitions only at module breakouts and connectors to



ensure minimum layer transitions on the main route).

- Hardware acceleration is supported by PCIe0 and PCIe1 only.
- For the PCIE_REFCLK pair, add resistors near the slot (EP) side and the recommended resister value is $49.9 \Omega + 1\%$.

4.12. WWAN/WLAN Control Interface

Table 25: Pin Definition of WWAN/WLAN Control Interface

Pin Name	Pin No.	I/O	Description	Comment
WLAN_SYSRST_5G	271	DO	WLAN 5 GHz system reset	
WIFI_2.4G_EN*	272	DO	WLAN 2.4 GHz function enable control	Reserved.
WLAN_SYSRST_2.4G	274	DO	WLAN 2.4 GHz system reset	
WLAN_5G_EN*	406	DO	WLAN 5 GHz function enable control	Reserved.
BT_ACT_TXD 8	36	DO	Coexistence interface for WWAN and 5 GHz Wi-Fi	_
BT_PRI_RXD 8	275	DO	Coexistence interface for WWAN and 5 GHz Wi-Fi	Used for
WLAN_ACT	39	DI	Coexistence interface for WWAN and 5 GHz Wi-Fi	WWAN/WLAN coexistence by
PTA_TX	279	DO	Coexistence interface for WWAN and 2.4 GHz Wi-Fi	default.
PTA_RX	278	DO	Coexistence interface for WWAN and 2.4 GHz Wi-Fi	
GPIO_15	280	DI	Coexistence interface for WWAN and 2.4 GHz Wi-Fi	Used for WWAN/WLAN coexistence by default.

⁸ Please note that this pin is for WWAN and Wi-Fi coexistence function, not for WWAN and Bluetooth coexistence function.



4.13. USB_BOOT Interface

Table 26: Pin Definition of USB_BOOT Interface

Pin Name	Pin No.	I/O	Description
USB_BOOT	81	DI	Force the module into emergency download mode

The module provides a USB_BOOT pin. You can pull up USB_BOOT to VDD_EXT before powering on the module, and then the module will enter emergency download mode when powered on. In this mode, the module supports firmware upgrade over USB 2.0 interface.




Figure 25: Reference Circuit of USB_BOOT Interface

NOTE

It is not recommended to pull up USB_BOOT to 1.8 V before powering up VBAT. Directly connecting the test points as shown in the above figure can manually force the module to enter download mode.



4.14. Control Signals

Table 27: Pin Definition of Control Signals

Pin Name	Pin No.	I/O	Description
RESTORE_KEY	207	DI	Restore the module
WPS_KEY*	204	DI	Wi-Fi protected setup

Reference circuit is shown as below.




Figure 26: Reference Circuit of KEY

4.15. Indication Signals

Table 28: Pin Definition of Indication Signals

Pin Name	Pin No.	I/O	Description	Comment
STATUS	222	OD	Indicate the module's operation status	PMIC_ISINK3
NET_MODE*	219	DO	Indicate the module's network registration mode	
NET_STATUS*	239	OD	Indicate the module's network activity status	PMIC_ISINK2
AIR_MODE*	225	OD	Indicate the module's airplane mode	PMIC_ISINK1
WIFI_MESH*	210	DO	Indicate the Wi-Fi mesh function status	



USIM_LED*	216	DO	Indicate the (U)SIM card function status
VOIP_LED*	213	DO	Indicate the VoIP function status

4.15.1. STATUS

The STATUS pin is an open drain output to indicate the module's operation status. It will output low level when the module is powered ON successfully.

A reference circuit is shown as below.




Figure 27: Reference Circuit of STATUS Indicator

4.15.2. Network Status Indication*

The network indication pins can be used to drive network status indication LEDs. The module provides two network indication pins: NET_MODE and NET_STATUS. The following tables describe pin definition and logic level changes in different network status.

Table 29: Working Mechanism of Network Registration Mode/Network Activity Indication

Status	Description
Always High	Registered on 5G network
Always Low	Others
Flicker slowly (200 ms High/1800 ms Low)	Network searching
Flicker slowly (1800 ms High/200 ms Low)	Idle
	Always High Always Low Flicker slowly (200 ms High/1800 ms Low)



Flicker quickly (125 ms High/125 ms Low)	Data transfer is ongoing
Always High	Voice calling

Reference circuit is shown as below.




Figure 28: Reference Circuit of NET_MODE Indicator




Figure 29: Reference Circuit of NET_STATUS Indicator

4.15.3. AIR_MODE*

The AIR_MODE pin is an open drain output for indicating the module's flight mode status. It will output low level when the module enters airplane mode successfully.



A reference circuit is shown as below.




Figure 30: Reference Circuit of AIR_MODE Indicator

4.15.4. Other Indication Signals*

The WIFI_MESH, USIM_LED and VOIP_LED pins are output signals for indicating the functional state of the module.

A reference circuit is shown as below.




Figure 31: Reference Circuit of Other Indicators



5 RF Specifications

5.1. Cellular Network

5.1.1. Antenna Interfaces & Frequency Bands

The module provides 8 cellular antenna interfaces and the pin definition is shown below:

Table 30: Pin Definition of Cellular Antenna Interfaces

Pin No.	I/O	Description	Comment
121	AIO	Antenna 0 interface	
130	AIO	Antenna 1 interface	
139	Al	Antenna 2 interface	
148	Al	Antenna 3 interface	
157	Al	Antenna 4 interface	50 Ω impedance.
166	Al	Antenna 5 interface	-
175	AIO	Antenna 6 interface	
184	AIO	Antenna 7 interface	
	121 130 139 148 157 166	121 AIO 130 AIO 139 AI 148 AI 157 AI 166 AI 175 AIO	121 AIO Antenna 0 interface 130 AIO Antenna 1 interface 139 AI Antenna 2 interface 148 AI Antenna 3 interface 157 AI Antenna 4 interface 166 AI Antenna 5 interface 175 AIO Antenna 6 interface



Table 31: Operating Frequency of RG500L-EU

Operating Frequency	Transmit (MHz)	Receive (MHz)	5G NR	LTE	UMTS
IMT (2100)	1920–1980	2110–2170	n1	B1	B1
DCS (1800)	1710–1785	1805–1880	n3	B3	
Cell (850)	824–849	869–894	n5	B5	B5
IMT-E (2600)	2500–2570	2620–2690	n7	B7	
EGSM (950)	880–915	925–960	n8	B8	B8
EU800	832–862	791–821	n20	B20	
700 APAC	703–748	758–803	n28	B28	
L-band	-	1452–1496		B32	
B38	2570–2620	2570–2620	n38	B38	
B40	2300–2400	2300–2400	n40	B40	
B41/B41-XGP	2496–2690	2496–2690	n41	B41	
B42	3400–3600	3400–3600		B42	
B43	3600–3800	3600–3800		B43	
n77	3300–4200	3300–4200	n77		
n78	3300–3800	3300–3800	n78		

Table 32: Operating Frequency of RG500L-NA

Operating Frequency	Transmit (MHz)	Receive (MHz)	5G NR	LTE	UMTS
PCS (1900)	1850–1910	1930–1990	n2	B2	-
B4	1710–1755	2110–2155	-	B4	-
Cell (850)	824–849	869–894	n5	B5	-
IMT-E (2600)	2500–2570	2620–2690	n7	B7	-
B12	699–716	729–746	n12	B12	-



B13	777–787	746–756	-	B13	-
B14	788–798	758–768	-	B14	-
B17	704-716	734–746	-	B17	-
B25	1850-1915	1930-1995	n25	B25	-
B26	814-849	859-894	-	B26	-
B29	-	717-728	-	B29	-
B30	2305-2315	2350-2360	-	B30	-
B38	2570-2620	2570-2620	n38	B38	-
B41	2496-2690	2496-2690	n41	B41	-
B42	3400-3600	3400-3600	-	-	-
B43	3600-3800	3600-3800	-	B43	-
B46	-	5150-5925	-	B46	-
B48	3550-3700	3550-3700	n48	B48	-
B66	1710-1780	2110-2200	n66	B66	-
B71	663-698	617-652	n71	B71	-
n77	3300–4200	3300–4200	n77	-	-
n78	3300–3800	3300–3800	n78	-	-



Table 33: RG500L-EU Cellular Antenna Mapping

Antonno	WCDMA	LTC	5	G NR		L D (MILL-)	AALLE AALLE (AALLE)	n77/n78 (MHz)	Din No
Antenna	WCDMA	LTE	Refarmed	n41	n77/n78	LB (MHz)	MHB (MHz)		Pin No.
ANT0		B42/B43_TRX			n77/n78 TRX0			3300–4200	121
ANT1	B1 TRX	MHB TRX0 ⁹	n1/n3/n7/n38/n40 TRX0 n28 TRX0 ¹⁰	TRX0		703–803	1710–2700		130
ANT2		B42/B43 DRX1			n77/n78 DRX0			3300–4200	139
ANT3		B42/B43 PRX1			n77/n78 PRX1			3300–4200	148
ANT4	B5/B8 DRX	MHB DRX1 LB DRX B32 DRX	n1/n3/n7/n38/n40 DRX1 n5/n8/n20/n28 DRX	DRX0		703–960	1450–2700		157
ANT5		MHB PRX1	n1/n3/n7/n38/n40 PRX1	PRX0			1450–2700		166
ANT6		B42/B43 DRX			n77/n78 TRX1			3300–4200	175
ANT7	B1 DRX B5/B8 TRX	MHB TRX1 ⁹ LB TRX0	n1/n3/n7/n38/n40 TRX1 n28 TRX1 ¹⁰ n5/n8/n20 TRX0	TRX1		703–960	1710–2700		184

⁹ LTE MHB TRX is activated when 5G NR FDD middle/high bands are supported in NSA mode.

¹⁰ n28 TRX is activated when 5G NR FDD low bands are supported in NSA mode.



Table 34: RG500L-NA Cellular Antenna Mapping

Antonno	LTE		5G NR			MUD (MU=)	n48/n77/n78	Pin No.
Antenna	LIE	Refarmed	n41	n48/n77/n78	LB (MHz)	MHB (MHz)	(MHz)	PIN NO.
ANT0	B42/B43/B48 TRX0			n48/n77/n78 TRX0			3300–4200	121
ANT1	MHB DRX0 B5/B26 TRX MHB TRX0 ⁹	n2/n7/n25/n38/n66 TX0 n2/n7/n25/n38/n66 DRX0 n5 TRX	TRX0		814–894	1710–2690		130
ANT2	B46 PRX1 B42/B43/B48 PRX1			n48/n77/n78 PRX1		5150–5925	3300–4200	139
ANT3	B46 DRX1 B42/B43/B48 DRX1			n48/n77/n78 DRX1		5150–5925	3300–4200	148
ANT4	B12/B13/B14/B17/B71 DRX MHB DRX1 B29 DRX1	n2/n7/n25/n38/n66 DRX1 n12/n71 DRX	DRX1		617–798	1710–2690		157
ANT5	MHB PRX1 B5/B26 DRX	n2/n7/n25/n38/n66 PRX1 n5 DRX	PRX1		814–894	1710–2690		166
ANT6	B42/B43/B48 DRX0			n48/n77/n78 TX1 n48/n77/n78 DRX0			3300–4200	175
ANT7	B12/B13/B14/B17/B71 TRX MHB TRX0 ⁹ B29 PRX1	n12/n71 TRX n2/n7/n25/n38/n66 TX1 n2/n7/n25/n38/n66 PRX0	TX1 DRX0		617–798	1710–2690		184



TRX0/1 = TX + PRX/DRX; DRX1 = DRX MIMO; PRX1 = PRX MIMO



5.1.2. Tx Power

The following table shows the RF output power of the module.

Table 35: RG500L Series Tx Power

Bands	Max.	Power Class
WCDMA bands	24 dBm +1/-3 dB	PC3
LTE bands	23 dBm ±2 dB	PC3
5G NR bands	23 dBm ±2 dB	PC3
5G NR n41/n77/n78 bands UL MIMO HPUE 11	26 dBm +2/-3 dB	PC2

5.1.3. Rx Sensitivity

The following table shows conducted RF receiving sensitivity of the module.

Table 36: Conducted RF Receiving Sensitivity of RG500L-EU

Receiving	3GPP		
Primary	Diversity	SIMO	Requirement (SIMO ¹²)
-98.0	-98.5	-102.0	-96.3 dBm
-98.5	-99.0	-102.0	-93.3 dBm
-99.0	-101.0	-102.0	-94.3 dBm
-96.5	-97.5	-100.0	-94.3 dBm
-99.0	-100.0	-102.0	-93.3 dBm
-98.5	-100.5	-101.5	-93.3 dBm
-98.5	-98.0	-101.5	-94.3 dBm
-98.5	-98.0	-101.0	-96.3 dBm
	Primary -98.0 -98.5 -99.0 -96.5 -99.0 -98.5 -98.5	Primary Diversity -98.0 -98.5 -98.5 -99.0 -99.0 -101.0 -96.5 -97.5 -99.0 -100.0 -98.5 -100.5 -98.5 -98.0	-98.0 -98.5 -102.0 -98.5 -99.0 -102.0 -99.0 -101.0 -102.0 -96.5 -97.5 -100.0 -99.0 -100.0 -102.0 -98.5 -100.5 -101.5 -98.5 -98.0 -101.5

¹¹ HPUE is only for single carrier.

¹² SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple antennas at the receiver side, which improves Rx performance.



LTE-TDD B40 (10 MHz)	-98.5	-97.0	-100.0	-96.3 dBm
LTE-TDD B41 (10 MHz)	-97.5	-97.5	-101.0	-94.3 dBm
LTE-TDD B42 (10 MHz)	-99.0	-99.0	-103.0	-95 dBm
LTE-TDD B43 (10 MHz)	-99.0	-98.5	-101.5	-95 dBm
5G NR-FDD n1 (20 MHz) (SCS: 15 kHz)	-97	-97	-100	-94 dBm
5G NR-FDD n3 (20 MHz) (SCS: 15 kHz)	-96	-96	-99	-91 dBm
5G NR-FDD n5 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-95 dBm
5G NR-FDD n7 (20 MHz) (SCS: 15 kHz)	-96	-96	-99	-92 dBm
5G NR-FDD n8 (10 MHz) (SCS: 15 kHz)	-96	-96	-99	-94 dBm
5G NR-FDD n20 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-94 dBm
5G NR-FDD n28 (10 MHz) (SCS: 15 kHz)	-96	-96	-99	-96 dBm
5G NR-TDD n38 (20 MHz) (SCS: 30 kHz)	-97	-97	-100	-94 dBm
5G NR-TDD n40 (20 MHz) (SCS: 30 kHz)	-95	-95	-98	-94 dBm
5G NR-TDD n41 (100 MHz) (SCS: 30 kHz)	-91	-91	-94	-92 dBm
5G NR-TDD n77 (100 MHz) (SCS: 30 kHz)	-89	-89	-92	-85 dBm
5G NR-TDD n78 (100 MHz) (SCS: 30 kHz)	-89	-89	-92	-85 dBm

Table 37: Conducted RF Receiving Sensitivity of RG500L-NA

Francis	Re	3GPP		
Frequency	Primary	Diversity	SIMO	Requirement (SIMO ¹³)
LTE-FDD B2 (10 MHz)	-99.0	-99.0	-102.0	-94.3 dBm
LTE-FDD B4 (10 MHz)	-98.0	-98.0	-101.0	-96.3 dBm

¹³ SIMO is a smart antenna technology that uses a single antenna at the transmitter side and multiple antennas at the receiver side, which improves Rx performance.



LTE-FDD B5 (10 MHz)	-100.0	-100.0	-103.0	-94.3 dBm
LTE-FDD B7 (10 MHz)	-97.0	-97.0	-100.0	-94.3 dBm
LTE-FDD B12 (10 MHz)	-99.0	-99.0	-102.0	-93.3 dBm
LTE-FDD B13 (10 MHz)	-98.0	-98.0	-101.0	-93.3 dBm
LTE-FDD B14 (10 MHz)	-99.0	-99.0	-102.0	-93.3 dBm
LTE-FDD B17 (10 MHz)	-99.0	-99.0	-102.0	-93.3 dBm
LTE-FDD B25 (10 MHz)	-99.0	-99.0	-102.0	-92.8 dBm
LTE-FDD B26 (10 MHz)	-100.0	-100.0	-103.0	-93.8 dBm
LTE-FDD B30 (10 MHz)	-97.0	-97.0	-100.0	-95.3 dBm
LTE-TDD B38 (10 MHz)	-98.0	-98.5	-101.0	-96.3 dBm
LTE-TDD B41 (10 MHz)	-96.0	-96.5	-99.0	-94.3 dBm
LTE-TDD B42 (10 MHz)	-98.0	-97.5	-101.0	-95.0 dBm
LTE-TDD B43 (10 MHz)	-97.5	-97.0	-100.5	-95.0 dBm
LTE-TDD B48 (10 MHz)	-98.0	-97.0	-100.5	-95.0 dBm
LTE-FDD B66 (10 MHz)	-97.5	-98.0	-100.5	-95.8 dBm
LTE-FDD B71 (10 MHz)	-100.0	-101.0	-103.0	-93.5 dBm
5G NR-FDD n2 (10 MHz) (SCS: 15 kHz)	-100	-100	-103	-94.8 dBm
5G NR-FDD n5 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-94.8 dBm
5G NR-FDD n7 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-94.8 dBm
5G NR-FDD n12 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-93.8 dBm
5G NR-FDD n25 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-93.3 dBm
5G NR-TDD n38 (10 MHz) (SCS: 30 kHz)	-98	-98	-101	-97.1 dBm
5G NR-TDD n41 (100 MHz) (SCS: 30 kHz)	-88	-88	-91	-84.7 dBm
5G NR-TDD n48 (100 MHz) (SCS: 30 kHz)	-89	-89	-92	-86.7
5G NR-FDD n66 (10 MHz)	-98	-98	-101	-96.3 dBm



(SCS: 15 kHz)				
5G NR-FDD n71 (10 MHz) (SCS: 15 kHz)	-97	-97	-100	-94 dBm
5G NR-TDD n77 (100 MHz) (SCS: 30 kHz)	-90	-90	-93	-85.1 dBm
5G NR-TDD n78 (100 MHz) (SCS: 30 kHz)	-90	-90	-93	-85.6 dBm

5.1.4. Reference Design

The module provides 8 cellular antenna interfaces for antenna connection.

It is recommended to reserve a π -type matching circuit for better RF performance, and the π -type matching components should be placed as close to the antenna as possible. The capacitors are not mounted by default.




Figure 32: Reference Circuit for Cellular Antenna Interfaces


NOTE

- 1. Use a π -type circuit for all the antenna circuits to facilitate future debugging.
- 2. Keep the characteristic impedance of the cellular antenna (ANT0-ANT7) traces as 50 Ω .
- 3. Keep at least 15 dB isolation between RF antennas to improve the receiving sensitivity, and at least 20 dB isolation between 5G NR UL MIMO antennas.
- 4. Keep 75 dB isolation between each two antenna traces.
- 5. Keep digital circuits such as switch mode power supply, (U)SIM card, USB interface, camera




module, display connector and SD card away from the antenna traces.

The characteristic impedance depends on the dielectric of PCB, the track width and the ground plane spacing. Microstrip type is required. The detail simulation as below.



The RF trace of the test board which was used in the FCC test is defined as below.



Ant0~7 share the same design.

5.2. **GNSS**

The module includes a fully integrated global navigation satellite system solution that supports GPS/BeiDou/GLONASS/Galileo.

The module supports *NMEA 0183* protocol, and outputs NMEA* sentences via USB interface (data update rate: 1–5 Hz, 1 Hz by default).

For more details about configuration of GNSS function, see document [2].



5.2.1. Antenna Interface & Frequency Bands

The following table shows the pin definition, frequency, and performance of GNSS antenna interface.

Table 38: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	193	Al	GNSS antenna interface	50 Ω impedance.

Table 39: GNSS Frequency

Туре	Frequency	Unit
GPS	1575.42 ±1.023 (GPS L1) 1176.45 ±10.23 (GPS L5) (RG500L-EU only)	
GLONASS	1597.5–1605.8	MHz
Galileo	1575.42 ±2.046	_
BeiDou	1561.098 ±2.046	_

5.2.2. GNSS Performance

Table 40: GNSS Performance

NOTE

- 1. Tracking sensitivity: the lowest GNSS signal value at the antenna port on which the module can keep on positioning for 3 minutes.
- 2. Re-acquisition sensitivity: the lowest GNSS signal value at the antenna port on which the module can fix position again within 3 minutes after loss of lock.
- 3. Cold start sensitivity: the lowest GNSS signal value at the antenna port on which the module fixes position within 3 minutes after executing cold start commands.



5.2.3. Reference Design

The following is the reference circuit of GNSS antenna.




Figure 33: Reference Circuit of GNSS Antenna Interface

NOTE

- 1. You can select an external LDO for power supply according to the active antenna requirements.
- 2. If the module is designed with a passive antenna, then the VDD circuit is not needed.
- 3. Keep the characteristic impedance of GNSS antenna trace as 50 Ω .
- 4. Place the π -type matching components as close to the antenna as possible.
- 5. Keep digital circuits such as switch mode power supply, (U)SIM card, USB interface, camera module, display connector and SD card away from the antenna traces.
- 6. Keep 75 dB isolation between GNSS and cellular antenna traces.
- 7. Keep 15 dB isolation between GNSS and cellular antennas to improve the receiving sensitivity.

5.3. RF Routing Guidelines

For user's PCB, the characteristic impedance of all RF traces should be controlled to 50 Ω . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, the height from the reference ground to the signal layer (H), and the spacing between RF traces and grounds (S). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.






Figure 34: Microstrip Design on a 2-layer PCB




Figure 35: Coplanar Waveguide Design on a 2-layer PCB




Figure 36: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)






Figure 37: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

To ensure RF performance and reliability, follow the principles below in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to 50 Ω.
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible and all the right-angle traces should be changed to curved ones. The recommended trace angle is 135°.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground could help to improve RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces (2 x W).
- Keep RF traces away from interference sources, and avoid intersection and paralleling between traces on adjacent layers.

For more details about RF layout, see document [3].

5.4. Requirements for Antenna Design

Table 41: Requirements for Antenna Design

Antenna Type	Requirements		
GNSS	Frequency range: GNSS L1: 1559–1606 MHz GNSS L5: 1166–1187 MHz (RG500L-EU only) Polarization: RHCP or linear VSWR: < 2 (Typ.) Passive antenna gain: > 0 dBi		



	Active antenna embedded LNA gain: < 17 dB		
	VSWR: ≤3		
	Efficiency: > 30%		
	Gain: > 0 dBi		
	Max input power: 50 W		
5G NR/LTE/UMTS	Input impedance: 50 Ω		
SG NR/LTE/UNITS	Polarization: Vertical		
	Cable insertion loss:		
	• < 1 dB: LB (<1 GHz)		
	• < 1.5 dB: MB (1–2.3 GHz)		
	• < 2 dB: HB (> 2.3 GHz)		



5.5. RF Connector Recommendation

The receptacle dimensions are illustrated as below.




Figure 38: Dimensions of the Receptacles (Unit: mm)



The following figure shows the specifications of mating plugs using Ø0.81 mm coaxial cables.




Figure 39: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables (Unit: mm)

For more details, please visit https://www.i-pex.com.

5.5.1. Recommended RF Connector for Installation

5.5.1.1. Assemble Coaxial Cable Plug Manually

The illustration for plugging in a coaxial cable plug is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.






Figure 40: Plug in a Coaxial Cable Plug

The illustration of pulling out the coaxial cable plug is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.




Figure 41: Pull out a Coaxial Cable Plug

5.5.1.2. Assemble Coaxial Cable Plug with Jig

The pictures of installing the coaxial cable plug with a jig is shown below, $\theta = 90^{\circ}$ is acceptable, while $\theta \neq 90^{\circ}$ is not.






Figure 42: Install the Coaxial Cable Plug with Jig

5.5.2. Recommended Manufacturers of RF Connector and Cable

RF connecters and cables by I-PEX are recommended. For more details, visit https://www.i-pex.com.



6 Electrical Characteristics & Reliability

6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

Table 42: Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
VBAT_RF/VBAT_BB	-0.5	5	V
USB_VBUS	0	21	V
Peak Current of VBAT_BB	-	2	A
Peak Current of VBAT_RF	-	2.5	А
Voltage on Digital Pins	-0.3	1.98	V
Voltage at ADC0	-0.5	1.98	V
Voltage at ADC1	0	1.45	V
Voltage at ADC2	0	1.45	V

6.2. Power Supply Ratings

Table 43: The Module's Power Supply Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
VBAT	VBAT_BB and VBAT_RF	The actual input voltages must stay between the minimum and maximum	3.3	3.8	4.3	V



		values.				
I _{VBAT}	Peak supply current (during transmission slot)	Maximum power control level at n41	-	1.5	2	А
USB_VBUS	USB connection detection		4.2	5.0	15	V

6.3. Power Consumption

Table 44: Averaged Power Consumption

Mode	Conditions	Band/Combinations	Current	Unit
Power-off	Power off	-	80	μΑ
RF Disabled	AT+CFUN=0 (USB 3.0 disable)	-	120	mA
	AT+CFUN=4 (USB 3.0 disable)	-	125	mA
Sleep State	AT+CFUN=0 (USB 3.0 disable)	-	6.5	mA
Idle State	SA PF = 64 (USB 2.0 active)	-	125	mA
	SA PF = 64 (USB 3.0 active)	-	125	mA

NOTE

- 1. Power consumption test is carried out under 3.8 V, 25 °C with EVB and thermal dissipation measures
- 2. The power consumption above is for reference only, which may vary among variants of the module. Please contact Quectel Technical Supports for detailed power consumption test report of the specific model.



6.4. Digital I/O Characteristic

Table 45: 1.8 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
V _{IH}	Input high voltage	1.17	1.83	V
V _{IL}	Input low voltage	-0.3	0.63	V
V _{OH}	Output high voltage	1.35	-	V
V _{OL}	Output low voltage	-	0.45	V

Table 46: SDIO 1.86 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
VIH	Input high voltage	1.27	2.16	V
V _{IL}	Input low voltage	-0.3	0.58	V
VoH	Output high voltage	1.4	2.16	V
V _{OL}	Output low voltage	-0.3	0.45	V

Table 47: (U)SIM 1.8 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	1.65	1.95	V
VIH	Input high voltage	1.4	1.9	V
V _{IL}	Input low voltage	0	0.27	V
V _{OH}	Output high voltage	1.4	1.9	V
V _{OL}	Output low voltage	0	0.27	V



Table 48: (U)SIM 3.0 V I/O Requirements

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	2.7	3.05	V
V _{IH}	Input high voltage	2.6	3.0	V
V_{IL}	Input low voltage	0	0.4	V
V _{OH}	Output high voltage	2.6	3.1	V
V _{OL}	Output low voltage	0	0.4	V

6.5. ESD Protection

If the static electricity generated by various ways discharges to the module, the module maybe damaged to a certain extent. Thus, please take proper ESD countermeasures and handling methods. For example, wearing anti-static gloves during the development, production, assembly and testing of the module; adding ESD protective component to the ESD sensitive interfaces and points in the product design of the module.

ESD characteristics of the module's pins are as follows:

Table 49: Electrostatics Discharge Characteristics (25 °C, 45 % Relative Humidity)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
All Antenna Interfaces	±4	±8	kV



6.6. Operating and Storage Temperatures

Table 50: Operating and Storage Temperatures

Parameter	Min.	Тур.	Max.	Unit
Operating Temperature Range ¹⁴	-30	+25	+70	°C
Extended Operating Temperature Range ¹⁵	-40	+25	+85	°C
Storage Temperature Range	-40	-	+90	°C

6.7. Thermal Consideration

The module offers the best performance when all internal IC chips are working within their operating temperatures. When the IC reaches or exceeds the maximum junction temperature, the module may still work but the performance and function (such as RF output power, data rate, etc.) will be affected to a certain extent. Therefore, the thermal design should be maximally optimized to ensure all internal ICs always work within in the recommended operating temperature.

The following principles for thermal consideration are provided for reference:

- Keep the module away from heat sources on your PCB, especially high-power components such as processor, power amplifier, and power supply.
- Do not place large size components in the area where the module is mounted on your PCB to reserve enough place for heatsink installation.
- Maintain the integrity of the PCB copper layer and drill as many thermal vias as possible.
- Follow the principles below when the heatsink is necessary:
 - Attach the heatsink to the shielding cover of the module;
 - Choose the heatsink with adequate fins to dissipate heat;
 - Choose a TIM (Thermal Interface Material) with high thermal conductivity, good softness and good wettability and place it between the heatsink and the module;
 - Fasten the heatsink with four screws to ensure that it is in close contact with the module to prevent the heatsink from falling off during the drop, vibration test, or transportation.

¹⁴ To meet this operating temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this operating temperature range, the module can meet 3GPP specifications.

¹⁵ To meet this extended temperature range, additional thermal dissipation improvements are required, such as passive or active heatsink, heat-pipe, vapor chamber, cold-plate etc. Within this extended temperature range, the module remains the ability to establish and maintain functions such as voice, SMS, etc., without any unrecoverable malfunction. Radio spectrum and radio network are not influenced, while one or more specifications, such as Pout, may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.






Figure 43: Placement and Fixing of Heatsink



7 Mechanical Information

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ±0.2 mm unless otherwise specified.

7.1. Mechanical Dimensions





Figure 44: Module Top and Side Dimensions (Unit: mm)





BOT

Figure 45: Module Bottom Dimensions (Bottom View, Unit: mm)

NOTE

The package warpage level of the module conforms to the *JEITA ED-7306* standard.



7.2. Recommended Footprint




Figure 46: Recommended Footprint (Top View, Unit: mm)

NOTE

Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.



7.3. Top and Bottom Views




Figure 47: Top and Bottom Views of the Module

NOTE

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from Quectel.



8 Storage, Manufacturing & Packaging

8.1. Storage Conditions

The module is provided with vacuum-sealed packaging. MSL of the module is rated as 3. The storage requirements are shown below.

- 1. Recommended Storage Condition: The temperature should be 23 ±5 °C and the relative humidity should be 35–60 %.
- 2. The storage life (in vacuum-sealed packaging) is 12 months in Recommended Storage Condition.
- 3. The floor life of the module is 168 hours¹⁶ in a plant where the temperature is 23 ±5 °C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g. a drying cabinet).
- 4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:
 - The module is not stored in Recommended Storage Condition;
 - Violation of the third requirement above occurs;
 - Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;
 - Before module repairing.
- 5. If needed, the pre-baking should follow the requirements below:
 - The module should be baked for 8 hours at 120 ±5 °C;
 - All modules must be soldered to PCB within 24 hours after the baking, otherwise they should be put in a dry environment such as in a drying oven.

¹⁶ This floor life is only applicable when the environment conforms to *IPC/JEDEC J-STD-033*. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to *IPC/JEDEC J-STD-033*. And do not remove the packages of tremendous modules if they are not ready for soldering.



NOTE

- 1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden.
- 2. Take out the module from the package and put it on high-temperature-resistant fixtures before baking. All modules must be soldered to PCB within 24 hours after the baking, otherwise put them in the drying oven. If shorter baking time is desired, see *IPC/JEDEC J-STD-033* for the baking procedure.
- 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules.

8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.15–0.18 mm. For more details, see **document [4]**.

The peak reflow temperature should be 235–246 °C, with 246 °C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted only after reflow soldering for the other side of PCB has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.




Figure 48: Recommended Reflow Soldering Thermal Profile



Table 51: Recommended Thermal Profile Parameters

Factor	Recommendation
Soak Zone	
Max slope	1–3 °C/s
Soak time (between A and B: 150 °C and 200 °C)	70–120 s
Reflow Zone	
Max slope	1–3 °C/s
Reflow time (D: over 217 °C)	40–70 s
Max temperature	235 °C to 246 °C
Cooling down slope	-1.5 to -3 °C/s
Reflow Cycle	
Max reflow cycle	1

NOTE

- 1. If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
- 2. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module.
- 3. Due to the complexity of the SMT process, please contact Quectel Technical Supports in advance for any situation that you are not sure about, or any process (e.g. selective soldering, ultrasonic soldering) that is not mentioned in *document* [4].

8.3. Packaging Specifications

The module adopts carrier tape packaging and details are as follows:

8.3.1. Carrier Tape

Dimension details are as follows:






Figure 49: Carrier Tape Dimension Drawing

Table 52: Carrier Tape Dimension Table (Unit: mm)

W	Р	Т	A0	В0	K0	K1	F	Е
72	56	0.4	44.7	41.7	4.2	5.2	34.2	1.75

8.3.2. Plastic Reel





Figure 50: Plastic Reel Dimension Drawing

Table 53: Plastic Reel Dimension Table (Unit: mm)

øD1	øD2	W
380	180	72.5





8.3.3. Packaging Process



Place the module into the carrier tape and use the cover tape to cover them; then wind the heat-sealed carrier tape to the plastic reel and use the protective tape for protection. One plastic reel can load 200 modules.

Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, then vacuumize it.





Place the vacuum-packed plastic reel into the pizza box.

Put 4 pizza boxes into 1 carton and seal it. One carton can pack 800 modules.




Figure 51: Packaging Process



9 AT Commands

9.1. AT+CFUN Set Phone Functionality

This command controls the functionality level.

AT+CFUN=0 turns off radio and SIM power (supported only for feature phone with feature option).

AT+CFUN=1,1 or AT+CFUN=4,1 can reset the target.

AT+CFUN=1 enters normal mode (supported only for module solution).

AT+CFUN=4 enters flight mode (supported only for module solution).

AT+CFUN Set Phone Functional	ity
Test Command	Response
AT+CFUN=?	+CFUN: (list of supported <fun>s),(list of supported <rst>s)</rst></fun>
	ОК
Read Command	Response
AT+CFUN?	+CFUN: <fun></fun>
	ОК
Write Command	Response
AT+CFUN= <fun>[,<rst>]</rst></fun>	OK
	If there is any error related to MT functionality:
	+CME ERROR: <err></err>
	Or
	ERROR
Maximum Response Time	15 s, determined by the network.
Characteristics	1
Reference	
3GPP TS 27.007	



Parameter

<fun></fun>	Integer type.	
	0	Minimum functionality, turn off radio and SIM power.
	<u>1</u>	Full functionality.
	4	Disable both transmitting and receiving RF signals.
		(supported only for module solution)
	15	Reboot the modem and AP synchronously.
<rst></rst>	Integer type.	
	<u>0</u>	Do not reset the UE before setting it to <fun> power level.</fun>
		(Default value when <rst> is omitted.)</rst>
	1	Reset the MT before setting it to <fun> power level.</fun>
<err></err>	Erro	r codes. For more details, see <i>Table 7</i> .

Example

AT+CFUN=0

OK

AT+CFUN=1

OK

NOTE

- 1. The supported parameters are subject to change according to different compile directives (options).
- 2. AT+CFUN=1,1 or AT+CFUN=4,1 can only reset the UE, not fully compliable with 3GPP TS 27.007.
- 3. <fun> = 0,1,4 only supported in projects with __ATCFUN_FLIGHTMODE_SUPPORT__ option.

9.2. AT+QSCLK Sleep Mode Setting

This command controls whether MT enters sleep mode. When entering into sleep mode is enabled, the MT can directly enter sleep mode.

AT+QSCLK Sleep Mode Setting	
Test Command	Response
AT+QSCLK=?	+QSCLK: (list of supported <n>s)</n>
	ок
Read Command	Response
AT+QSCLK?	+QSCLK: <n></n>



	ок
Write Command AT+QSCLK= <n>[,<saved>]</saved></n>	Response OK
Maximum Response Time	300 ms
Characteristics	/

Parameter

<n></n>	Integer type. Slow clock mode.
	O Disable slow clock
	1 Enable slow clock.

NOTE

- 1. Execute **AT+QSCLK=1** enables the module enter into sleep mode. At this time, the USB is powered down and the module's modem part enters airplane mode.
- 2. Execute AT+QSCLK=0 will disable the module from sleep mode. At this time, the USB is powered up and the module's modem part is in normal operating mode. Under such condition, the module will never go into sleep mode.

9.3. AT+QADC* Read ADC Value

This command reads the voltage value of ADC channel.

AT+QADC Read ADC Value	
Test Command	Response
AT+QADC=?	+QADC: (list of supported <port>s)</port>
	OK
Read Command	Response
AT+QADC= <port></port>	+QADC: <status>,<value></value></status>
	ОК
Maximum Response Time	300 ms
Characteristics	1



Parameter

<port></port>	Integer type. Channel number of the ADC.		
	0 ADC channel 0		
	1 ADC channel 1		
<status></status>	Integer type. Indicate whether the ADC value read is successful.		
	0 Failed		
	1 Successful		
<value></value>	Integer type. The voltage of specified ADC channel. Unit: mV.		



10 Appendix References

Table 54: Related Documents

Document Name			
[1] Quectel_RG500L_EVB_User_Guide			
[2] Quectel_RG500L_Series_Quecopen_GNSS_Application_Note			
[3] Quectel_RF_Layout_Application_Note			
[4] Quectel_Module_Secondary_SMT_Application_Note			

Table 55: Terms and Abbreviations

Abbreviation	Description
ADC	Analog-to-Digital Converter
bps	Bits Per Second
CA	Carrier Aggregation
CHAP	Challenge Handshake Authentication Protocol
CPE	Customer-Premises Equipment
CS	Coding Scheme
CTS	Clear To Send
DC-HSDPA	Dual-carrier High Speed Downlink Packet Access
DL	Downlink
DRX	Discontinuous Reception
ESD	Electrostatic Discharge
FDD	Frequency Division Duplex
FR	Full Rate



GLONASS	Global Navigation Satellite System (Russia)
GNSS	Global Navigation Satellite System
GPS	Global Positioning System
НВ	High Band
HPUE	High Power User Equipment
HR	Half Rate
HSDPA	High Speed Downlink Packet Access
HSPA	High Speed Packet Access
HSUPA	High Speed Uplink Packet Access
IC	Integrated Circuit
I2C	Inter-Integrated Circuit
I2S	Inter-IC Sound
I/O	Input/Output
LB	Low Band
LED	Light Emitting Diode
LGA	Land Grid Array
LNA	Low Noise Amplifier
LTE	Long Term Evolution
MAC	Media Access Control
MB	Middle Band
MCU	Microcontroller Unit
MDC	Management Data Clock
MDIO	Management Data Input/Output
MHB	Middle/High Band
MIMO	Multiple Input Multiple Output
NR	New Radio
NSA	Non-Stand Alone



PA	Power Amplifier
PAP	Password Authentication Protocol
PC	Personal Computer
PCB	Printed Circuit Board
PCle	Peripheral Component Interconnect Express
PCM	Pulse Code Modulation
PDU	Protocol Data Unit
PHY	Physical Layer
PMIC	Power Management Integrated Circuit
PRX	Primary Receive
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
RX	Receive
SA	Stand Alone
SCS	Sub-Carrier Space
SD	Secure Digital
SIMO	Single Input Multiple Output
SMD	Surface Mount Device
SMS	Short Message Service
SPI	Serial Peripheral Interface
TDD	Time Division Duplexing
TRX	Transmit & Receive
TX	Transmit
UART	Universal Asynchronous Receiver/Transmitter
UL	Uplink



UMTS	Universal Mobile Telecommunications System
USB	Universal Serial Bus
(U)SIM	Universal Subscriber Identity Module
VBAT	Voltage at Battery (Pin)
Vmax	Maximum Voltage Value
Vnom	Nominal Voltage Value
Vmin	Minimum Voltage Value
V _{IH} max	Maximum Input High Level Voltage Value
V _{IH} min	Minimum Input High Level Voltage Value
V _{IL} max	Maximum Input Low Level Voltage Value
V_{IL} min	Minimum Input Low Level Voltage Value
V _I max	Absolute Maximum Input Voltage Value
V _I min	Absolute Minimum Input Voltage Value
V _{OH} max	Maximum Output High Level Voltage Value
V _{OH} min	Minimum Output High Level Voltage Value
V _{OL} max	Maximum Output Low Level Voltage Value
V _{OL} min	Minimum Output Low Level Voltage Value
VSWR	Voltage Standing Wave Ratio
WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network
WWAN	Wireless Wide Area Network



11 Warning statements

11.1. FCC

11.1.1. Important Notice to OEM integrators

- 1. This module is limited to OEM installation ONLY.
- 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b).
- 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations
- 4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part
- 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

11.1.2. Important Note

notice that any deviation(s) from the defined parameters of the antenna trace, as described by the instructions, require that the host product manufacturer must notify to XXXX that they wish to change the antenna trace design. In this case, a Class II permissive change application is required to be filed by the USI, or the host manufacturer can take responsibility through the change in FCC ID (new application) procedure followed by a Class II permissive change application.

11.1.3. End Product Labeling

When the module is installed in the host device, the FCC/IC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: XMR2023RG500LNA"

"Contains IC: 10224A-2023RG500NA"

The FCC ID/IC ID can be used only when all FCC/IC compliance requirements are met.

11.1.4. Antenna Installation

(1) The antenna must be installed such that 20 cm is maintained between the antenna and users,



- (2) The transmitter module may not be co-located with any other transmitter or antenna.
- (3) Only antennas of the same type and with equal or less gains as shown below may be used with this module. Other types of antennas and/or higher gain antennas may require additional authorization for operation.

RG500L-NA: Dipole antenna				
Band	Frequency (MHz)	Gain (dBi)		
LTE-FDD B2	1850-1910	0.75		
5G NR n2	1850-1910	0.75		
LTE-FDD B4	1710–1755	0.33		
LTE-FDD B5/5G NR n5	824–849	0.49		
LTE-FDD B7	2500–2570	1.42		
5G NR n7	2500–2570	1.42		
LTE-FDD B12/5G NR n12	699–716	-8.65		
LTE-FDD B13	777–787	-0.92		
LTE-FDD B14	788–798	-10.95		
LTE-FDD B17	704-716	-8.65		
LTE-FDD B25	1850-1915	0.75		
5G NR n25	1850-1915	0.75		
LTE-FDD B26	814-849	0.49		
LTE-FDD B30	2305-2315	-3.06		
LTE-FDD B38	2570-2620	1.69		
5G NR n38	2570-2620	1.69		
LTE-FDD B41	2496-2690	2.61		
5G NR n41	2496-2690	2.61		
LTE-FDD B42	3400-3600	-4.29		
LTE-FDD B43	3600-3800	-4.11		
LTE-FDD B48/5G NR n48	3550-3700	-4.29		
LTE-FDD B66/5G NR n66	1710-1780	0.33		
LTE-FDD B71	663-698	-6.05		
5G NR n71	663-698	-6.05		
5G NR n77	3300–4200	-3.48		
5G NR n78	3300–3800	-4.11		

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC/IC authorization.

11.1.5. Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end



user manual shall include all required regulatory information/warning as show in this manual.

11.1.6. Federal Communication Commission Interference Statement

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

11.1.7. List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90, 15.247 and 15.407 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

11.1.8. This device is intended only for OEM integrators under the following conditions:(For module device use)

1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and



2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

11.1.9. Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.

11.2. IC

11.2.1. Industry Canada Statement

This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions:

- (1) This device may not cause interference; and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

11.2.2. Radiation Exposure Statement

This equipment complies with IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.

11.2.3. Déclaration d'exposition aux radiations:

Cet équipement est conforme aux limites d'exposition aux rayonnements ISED établies pour un environnement non contrôlé. Cet équipement doit être installé et utilisé avec un minimum de 20 cm de distance entre la source de rayonnement et votre corps.



11.2.4. RSS-247 Section 6.4 (5) (6) (for local area network devices, 5GHz)

The device could automatically discontinue transmission in case of absence of information to transmit, or operational failure. Note that this is not intended to prohibit transmission of control or signaling information or the use of repetitive codes where required by the technology.

The device for operation in the band 5150–5250 MHz is only for indoor use to reduce the potential for harmful interference to co-channel mobile satellite systems;

The maximum antenna gain permitted for devices in the bands 5250–5350 MHz and 5470–5725 MHz shall comply with the e.i.r.p. limit; and

The maximum antenna gain permitted for devices in the band 5725–5825 MHz shall comply with the e.i.r.p. limits specified for point-to-point and non point-to-point operation as appropriate.

L'appareil peut interrompre automatiquement la transmission en cas d'absence d'informations à transmettre ou de panne opérationnelle. Notez que ceci n'est pas destiné à interdire la transmission d'informations de contrôle ou de signalisation ou l'utilisation de codes répétitifs lorsque cela est requis par la technologie.

Le dispositif utilisé dans la bande 5150-5250 MHz est réservé à une utilisation en intérieur afin de réduire le risque de brouillage préjudiciable aux systèmes mobiles par satellite dans le même canal;

Le gain d'antenne maximal autorisé pour les dispositifs dans les bandes 5250-5350 MHz et 5470-5725 MHz doit être conforme à la norme e.r.p. limite; et

Le gain d'antenne maximal autorisé pour les appareils de la bande 5725-5825 MHz doit être conforme à la norme e.i.r.p. les limites spécifiées pour un fonctionnement point à point et non point à point, selon le cas.

11.2.5. This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

11.2.6. Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes: (Pour utilisation de dispositif module)

- 1) L'antenne doit être installée de telle sorte qu'une distance de 20 cm est respectée entre l'antenne et les utilisateurs, et
- 2) Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 2 conditions ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne



seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

11.2.7. IMPORTANT NOTE:

In the event that these conditions can not be met (for example certain laptop configurations or colocation with another transmitter), then the Canada authorization is no longer considered valid and the IC ID can not be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

11.2.8. NOTE IMPORTANTE:

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

11.2.9. End Product Labeling

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: "Contains IC: 10224A-2023RG500NA".

11.2.10. Plaque signalétique du produit final

Ce module émetteur est autorisé uniquement pour une utilisation dans un dispositif où l'antenne peut être installée de telle sorte qu'une distance de 20cm peut être maintenue entre l'antenne et les utilisateurs. Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: "Contient des IC: 10224A-2023RG500NA".

11.2.11. Manual Information To the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.



11.2.12. Manuel d'information à l'utilisateur final

L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module.

Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.