

# RM502Q-GL Hardware Design

#### **5G Module Series**

Rev. RM502Q-GL\_Hardware\_Design\_V1.0

Date: 2020-07-06

Status: Preliminary



Our aim is to provide customers with timely and comprehensive services. For any assistance, please contact our company headquarters:

#### **Quectel Wireless Solutions Co., Ltd.**

Building 5, Shanghai Business Park Phase III (Area B), No.1016 Tianlin Road, Minhang District, Shanghai 200233, China

Email: info@quectel.com

#### Or our local office. For more information, please visit:

http://www.quectel.com/support/sales.htm

#### For technical support, or to report documentation errors, please visit:

http://www.quectel.com/support/technical.htm

Or email to: support@quectel.com

#### **GENERAL NOTES**

QUECTEL OFFERS THE INFORMATION AS A SERVICE TO ITS CUSTOMERS. THE INFORMATION PROVIDED IS BASED UPON CUSTOMERS' REQUIREMENTS. QUECTEL MAKES EVERY EFFORT TO ENSURE THE QUALITY OF THE INFORMATION IT MAKES AVAILABLE. QUECTEL DOES NOT MAKE ANY WARRANTY AS TO THE INFORMATION CONTAINED HEREIN, AND DOES NOT ACCEPT ANY LIABILITY FOR ANY INJURY, LOSS OR DAMAGE OF ANY KIND INCURRED BY USE OF OR RELIANCE UPON THE INFORMATION. ALL INFORMATION SUPPLIED HEREIN IS SUBJECT TO CHANGE WITHOUT PRIOR NOTICE.

#### **COPYRIGHT**

THE INFORMATION CONTAINED HERE IS PROPRIETARY TECHNICAL INFORMATION OF QUECTEL WIRELESS SOLUTIONS CO., LTD. TRANSMITTING, REPRODUCTION, DISSEMINATION AND EDITING OF THIS DOCUMENT AS WELL AS UTILIZATION OF THE CONTENT WITHOUT PERMISSION ARE FORBIDDEN. OFFENDERS WILL BE HELD LIABLE FOR PAYMENT OF DAMAGES. ALL RIGHTS ARE RESERVED IN THE EVENT OF A PATENT GRANT OR REGISTRATION OF A UTILITY MODEL OR DESIGN.

Copyright © Quectel Wireless Solutions Co., Ltd. 2020. All rights reserved.



## **About the Document**

## **Revision History**

Version	Date Author		Description	
1.0	2020-07-06	Kingson ZHANG/ Qiqi WANG	Initial	



## **Contents**

Ab	out the Document	2
Со	ontents	3
Та	ble Index	5
Fig	gure Index	6
1	Introduction	8
	1.1. Safety Information	9
2	Product Concept	10
_	2.1. General Description	
	2.2. Key Features	
	2.3. Functional Diagram	
	2.4. Evaluation Board	14
3	Application Interfaces	15
	3.1. Pin Assignment	
	3.2. Pin Description	17
	3.3. Power Supply	21
	3.3.1. Decrease Voltage Drop	21
	3.3.2. Reference Design for Power Supply	22
	3.4. Turn on and off Scenarios	23
	3.4.1. Turn on the Module	23
	3.4.1.1. Turn on the Module with a Host GPIO	24
	3.4.1.2. Turn on the Module Automatically	24
	3.4.1.3. Turn on the Module with Compatible Design	25
	3.4.2. Turn off the Module	26
	3.4.2.1. Turn off the Module through FULL_CARD_POWER_OFF#	26
	3.4.2.2. Turn off the Module through AT Command	26
	3.5. Reset	
	3.6. (U)SIM Interfaces	30
	3.7. USB Interface	32
	3.8. PCIe Interface	
	3.8.1. Endpoint Mode	
	3.8.2. USB Version and PCIe Version	
	3.9. PCM Interface*	
	3.10. Control and Indication Interfaces	
	3.10.1. W_DISABLE1#*	
	3.10.2. W_DISABLE2#*	
	3.10.3. WWAN_LED#*	
	3.10.4. WAKE_ON_WAN#*	
	3.10.5. DPR*	
	3.10.6. STATUS*	
	3.11. Cellular/WLAN Interface*	45



	3.12. Antenna Tui	ner Control Interface*	45	
	3.13. Configuration	on Pins	46	
4	GNSS Receiver		47	
	4.1. General Des	scription	47	
	4.2. GNSS Perfo	ormance	48	
5	Antenna Connect	ion	49	
	5.1. RF Antenna	49		
	5.1.1. Anter	nna Pin Definition	49	
	5.1.2. RF A	ntenna Port Mapping	50	
	5.1.3. Opera	ating Frequency	50	
	5.1.4. Refer	rence Design of RF Antenna Interface	52	
	5.2. GNSS Anter	nna Interface	52	
		Design of RF Layout		
	5.4. Antenna Co	nnectors	55	
	5.4.1 RF Band	ds Supported by Antenna Connectors	56	
	5.5. Antenna Ins	stallation	57	
	5.5.1. Anter	nna Requirements	57	
	5.5.2. Reco	ommended RF Connector for Antenna Installation	57	
6		ility and Radio Characteristics		
		aximum Ratings		
		oly Requirements		
	·	ments		
	6.4. Operation a	nd Storage Temperatures	61	
		nsumption		
	•	Power		
	6.7. RF Receivin	ng Sensitivity	67	
		cteristics		
	6.9. Thermal Dis	ssipation	70	
7	Mechanical Dimensions and Packaging			
		Dimensions of the Module		
	•	ttom Views of the Module		
		ctor		
	7.4. Packaging		75	
8	Appendix Referer	nces	76	



## **Table Index**

Table 1: Frequency Bands and GNSS Type of RM502Q-GL Module	10
Table 2: Key Features of RM502Q-GL	11
Table 3: Definition of I/O Parameters	17
Table 4: Pin Description	17
Table 5: Definition of VCC and GND Pins	21
Table 6: Definition of FULL_CARD_POWER_OFF# Pin	23
Table 7: Definition of RESET_N Pin	28
Table 8: Pin Definition of (U)SIM Interfaces	30
Table 9: Pin Definition of USB Interface	33
Table 10: Pin Definition of PCIe Interface	35
Table 11: Pin Definition of PCM Interface*	40
Table 12: Pin Definition of Control and Indication Interfaces	40
Table 13: RF Function Status	41
Table 14: GNSS Function Status	42
Table 15: Network Status Indications of WWAN_LED# Signal	43
Table 16: State of the WAKE_ON_WAN# Signal	43
Table 17: Function of the DPR Signal	44
Table 18: Pin Definition of COEX Interface	45
Table 20: Pin Definition of Antenna Tuner Control Interface	45
Table 21: Definition of Configuration Pins	46
Table 22: Configuration Pins List of M.2 Specification	
Table 23: GNSS Performance	48
Table 24: Pin Definition of RF Antenna Interfaces	49
Table 25: RM502Q-GL RF Antenna Mapping	50
Table 26: RM502Q-GL Module Operating Frequencies	50
Table 27: GNSS Frequency	53
Table 28: RF Bands Supported by RM502Q-GL Antenna Connectors	56
Table 29: Antenna Requirements	57
Table 30: Major Specifications of the RF Connector	58
Table 31: Absolute Maximum Ratings	60
Table 32: Power Supply Requirements	60
Table 33: I/O Requirements	61
Table 34: Operation and Storage Temperatures	61
Table 35: RM502Q-GL Current Consumption	62
Table 36: RF Output Power	
Table 37: RM502Q-GL Conducted RF Receiving Sensitivity	68
Table 38: Electrostatic Discharge Characteristics (Temperature: 25°C, Humidity: 40%)	70
Table 39: Related Documents	76
Table 40: Terms and Abbreviations	76



## Figure Index

Figure 1: Functional Diagram	13
Figure 2: Pin Assignment	16
Figure 3: Power Supply Limits during Radio Transmission	22
Figure 4: Reference Circuit of VCC Pins	22
Figure 5: Reference Design of Power Supply	23
Figure 6: Turn on the Module with a Host GPIO	24
Figure 7: Turn on the Module Automatically	24
Figure 8: Turn on the Module with Compatible Design	25
Figure 9: Turn-on Timing of the Module	
Figure 10: Turn-off Timing through FULL_CARD_POWER_OFF#	26
Figure 11: Turn-off Timing through AT Command and FULL_CARD_POWER_OFF#	27
Figure 12: Turn-off Timing through AT Command and Power Supply	27
Figure 13: Reference Circuit of RESET_N with NPN Driving Circuit	28
Figure 14: Reference Circuit of RESET_N with NMOS Driving Circuit	29
Figure 15: Reference Circuit of RESET_N with Button	29
Figure 16: Resetting Timing of the Module	29
Figure 17: Reference Circuit of Normally Closed (U)SIM Card Connector	31
Figure 18: Reference Circuit of Normally Open (U)SIM Card Connector	31
Figure 19: Reference Circuit of a 6-Pin (U)SIM Card Connector	32
Figure 20: Reference Circuit of USB 3.1 & 2.0 Interface	33
Figure 21: PCIe Interface Reference Circuit (EP Mode)	36
Figure 22: PCIe Power-on Timing Requirements of M.2 Specification	36
Figure 23: PCIe Power-on Timing Requirements of the Module	37
Figure 24: Primary Mode Timing	39
Figure 25: Auxiliary Mode Timing	39
Figure 26: W_DISABLE1# and W_DISABLE2# Reference Circuit	42
Figure 27: WWAN_LED# Reference Circuit	43
Figure 28: WAKE_ON_WAN# Signal Reference Circuit	44
Figure 29: Recommended Circuit of Configuration Pins	46
Figure 30: Reference Circuit of RF Antenna	52
Figure 31: Microstrip Design on a 2-layer PCB	54
Figure 32: Coplanar Waveguide Design on a 2-layer PCB	54
Figure 33: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)	54
Figure 34: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)	55
Figure 35: Antenna Connectors on the Module	
Figure 36: RM502Q-GL RF Connector Dimensions (Unit: mm)	58
Figure 37: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables	58
Figure 38: Connection between RF Connector and Mating Plug Using Ø0.81 mm Coaxial Cable	59
Figure 39: Connection between RF Connector and Mating Plug Using Ø1.13 mm Coaxial Cable	59
Figure 40: Thermal Dissipation Area on Bottom Side of Module (Bottom View)	71
Figure 41: Mechanical Dimensions of RM502Q-GL (Unit: mm)	73



Figure 42: Top and Bottom Views of the Module	74
Figure 43: Tray Size (Unit: mm)	75
Figure 44: Tray Packaging Procedure	75



## 1 Introduction

This document defines RM502Q-GL module and describes its air interface and hardware interfaces which are connected with customers' applications.

This document helps customers quickly understand the interface specifications, electrical and mechanical details, as well as other related information of RM502Q-GL module. To facilitate its application in different fields, reference design is also provided for reference. Associated with application notes and user guides, customers can use the module to design and set up mobile applications easily.



### 1.1. Safety Information

The following safety precautions must be observed during all phases of operation, such as usage, service or repair of any cellular terminal or mobile incorporating RM502Q-GL module. Manufacturers of the cellular terminal should notify users and operating personnel of the following safety information by incorporating these guidelines into all manuals of the product. Otherwise, Quectel assumes no liability for customers' failure to comply with these precautions.



Full attention must be given to driving at all times in order to reduce the risk of an accident. Using a mobile while driving (even with a handsfree kit) causes distraction and can lead to an accident. Please comply with laws and regulations restricting the use of wireless devices while driving.



Switch off the cellular terminal or mobile before boarding an aircraft. The operation of wireless appliances in an aircraft is forbidden to prevent interference with communication systems. If the device offers an Airplane Mode, then it should be enabled prior to boarding an aircraft. Please consult the airline staff for more restrictions on the use of wireless devices on boarding the aircraft.



Wireless devices may cause interference on sensitive medical equipment, so please be aware of the restrictions on the use of wireless devices when in hospitals, clinics or other healthcare facilities.



Cellular terminals or mobiles operating over radio signals and cellular network cannot be guaranteed to connect in all possible conditions (for example, with unpaid bills or with an invalid (U)SIM card). When emergent help is needed in such conditions, please remember using emergency call. In order to make or receive a call, the cellular terminal or mobile must be switched on in a service area with adequate cellular signal strength.



The cellular terminal or mobile contains a transmitter and receiver. When it is ON, it receives and transmits radio frequency signals. RF interference can occur if it is used close to TV set, radio, computer or other electric equipment.



In locations with potentially explosive atmospheres, obey all posted signs to turn off wireless devices such as your phone or other cellular terminals. Areas with potentially explosive atmospheres include fueling areas, below decks on boats, fuel or chemical transfer or storage facilities, areas where the air contains chemicals or particles such as grain, dust or metal powders, etc.



## **2** Product Concept

## 2.1. General Description

RM502Q-GL is a 5G NR/LTE-A/UMTS/HSPA+ wireless communication module with receive diversity. It provides data connectivity on 5G NR SA and NSA, LTE-FDD, LTE-TDD, DC-HSDPA, HSPA+, HSDPA, HSUPA and WCDMA networks with standard PCI Express M.2 interface.

It supports embedded operating systems such as Windows, Linux and Android, and also provides GNSS and voice functionality to meet specific application demands.

The following table shows the frequency bands and GNSS type of RM502Q-GL module.

Table 1: Frequency Bands and GNSS Type of RM502Q-GL Module

Mode	RM502Q-GL
5G NR	n1/n2/n3/n5/n7/n8/n12/n20/n25/n28/n38/n40/n41/n48/n66/n71/n77/n78
LTE-FDD	B1/B2/B3/B4/B5/B7/B8/B9/B12/B13/B14/B17/B18/B19/B20/B25/B26/B28/B29/B30/B32/B66/B71
LTE-TDD	B34/B38/B39/B40/B41/B42/B43/B46/B48
WCDMA	B1/B2/B3/B4/B5/B8/B19
GNSS	GPS/GLONASS/BeiDou/Galileo

NOTE

LTE-FDD B29/B32 and LTE-TDD B46 support receving only.



RM502Q-GL can be applied in the following fields:

- Rugged tablet PC and laptop computer
- Remote monitor system
- Vehicle system
- Wireless POS system
- Smart metering system
- Wireless router and switch
- Other wireless terminal devices

## 2.2. Key Features

The following table describes key features of RM502Q-GL.

Table 2: Key Features of RM502Q-GL

Feature	Details							
Function Interface	PCI Express M.2 Interface							
Power Supply	Supply voltage: 3.135–4.4 V							
	Typical supply voltage: 3.7 V							
	Class 3 (24 dBm +1/-3 dB) for WCDMA bands							
	Class 3 (23 dBm ±2 dB) for LTE bands							
Transmitting Power	Class 3 (23 dBm ±2 dB) for 5G NR bands							
	Class 2 (26 dBm ±2 dB) for LTE B38/B40/B41/B42/B43 bands HPUE 1)							
	Class 2 (26 dBm +2/-3 dB) for 5G NR n41/n77/n78 bands HPUE 1)							
	Support 3GPP Rel.15							
	Support uplink 256QAM and downlink 256QAM							
	Support downlink 4 x 4 MIMO on n1/n2/n3/n7/25/n38/n40/n41/n48/n66/n77/n78							
	Support uplink 2 x 2 UL MIMO on n41/n77/n78							
5G NR Features	Support SCS 15 kHz and 30 kHz							
3G NK Features	Support SA and NSA operation modes							
	Support NSA on n41/n77/n78							
	Support SA on all the 5G bandsSupport Option 3X, 3 A, and Option 2							
	NSA TDD: Max 2.5 Gbps(DL)/650 Mbps (UL)							
	SA TDD: Max 2.1 Gbps(DL)/900 Mbps (UL)							
	Support up to CA Cat 16 FDD and TDD							
	Support uplink QPSK, 16QAM and 64QAM and 256QAM modulation							
LTE Features	Support downlink QPSK, 16QAM and 64QAM and 256QAM modulation							
	Support 1.4 MHz to 20 MHz (5 x CA) RF bandwidth							
	Support downlink 4 × 4 MIMO on							



	B1/B2/B3/B4/B7/B25/B30/B38/B39/B40/B41/B42/B43/B48/B66 LTE: Max 1.0 Gbps(DL)/200 Mbps (UL)			
UMTS Features	Support 3GPP R8 DC-HSDPA, HSPA +, HSDPA, HSUPA and WCDMA Support QPSK, 16QAM and 64QAM modulation DC-HSDPA: Max 42 Mbps (DL) HSUPA: Max 5.76 Mbps (UL) WCDMA: Max 384 kbps (DL)/384 kbps (UL)			
Internet Protocol	Support QMI/NTP* protocols			
Features	Support the protocols PAP and EIRP usually used for PPP connections			
SMS	Text and PDU modes Point-to-point MO and MT SMS cell broadcast SMS storage: ME by default			
(U)SIM Interfaces	<ul> <li>Support (U)SIM card: Class B (3.0 V) and Class C(1.8 V)</li> <li>(U)SIM1 and (U)SIM2 interfaces</li> <li>Support Dual SIM Single Standby*</li> </ul>			
USB Interface	<ul> <li>Compliant with USB 3.1 and 2.0 specifications, with maximum transmission rates up to 10 Gbps on USB 3.1 and 480 Mbps on USB 2.0.</li> <li>Used for AT command communication, data transmission, firmware upgrade, software debugging, GNSS NMEA sentence output and voice over USB*</li> <li>Support USB serial drivers for: Windows 7/8/8.1/10, Linux 2.6–5.4 Android 4.x/5.x/6.x/7.x/8.x/9.x/10</li> </ul>			
PCIe × 1 Interface	Complaint with PCIe GEN3, support 8 Gbps per lane, PCIe x 1.  Used for AT command communication, data transmission, firmware upgrade software debugging, GNSS NMEA sentence output			
Rx-diversity	Support 5G NR/LTE/WCDMA Rx-diversity			
GNSS Features	Gen9 Lite of Qualcomm Protocol: NMEA 0183 Data Update Rate: 1 Hz			
AT Commands	Compliant with 3GPP TS 27.007, 27.005 and Quectel enhanced AT commands			
Antenna Interfaces	ANT0, ANT1, ANT2_GNSSL1, and ANT3			
Physical Characteristics	Size: (52.0 ±0.15) mm × (30.0 ±0.15) mm × (2.3 ±0.2) mm Weight: approx. 8.6 g			
Operation temperature range: -30°C to +60°C <sup>2)</sup> Restricted Operation temperature range: -30°C to -20°C, +60°C to +  Extended temperature range: -40°C to -30°C, +75°C to +85°C <sup>3)</sup> Storage temperature range: -40°C to +90°C				
	Storage temperature range: -40°C to +90°C			



RoHS

All hardware components are fully compliant with EU RoHS directive

## NOTES

- 1. 1) HPUE is only for single carrier.
- 2. <sup>2)</sup> Within operation temperature range, the module meets 3GPP specifications.
- 3. <sup>3)</sup> Within extended temperature range, the module remains the ability to establish and maintain functions such as voice, SMS, data transmission without any unrecoverable malfunction. Radio spectrum and radio network will not be influenced, while one or more specifications, such as P<sub>out</sub> may undergo a reduction in value, exceeding the specified tolerances of 3GPP. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.
- 4. "\*" means under development.

### 2.3. Functional Diagram

The following figure shows a block diagram of RM502Q-GL.




Figure 1: Functional Diagram



#### 2.4. Evaluation Board

To help with the development of applications conveniently with RM502Q-GL, Quectel supplies the evaluation board (PCIe Card EVB), a USB to RS-232 converter cable, a USB type-C cable, antennas and other peripherals to control or test the module. For more details, please refer to **document [1]**.



## **3** Application Interfaces

The physical connections and signal levels of RM502Q-GL comply with *PCI Express M.2 specification*. This chapter mainly describes the definition and application of the following interfaces/pins of RM502Q-GL:

- Power supply
- (U)SIM interfaces
- USB interface
- PCle interface
- PCM interface\*
- Control and indication interfaces\*
- COEX UART interface\*
- Antenna tuner control interface\*
- Configuration pins

**NOTE** 

"\*" means under development.



## 3.1. Pin Assignment

The following figure shows the pin assignment of RM502Q-GL. The top side contains RM502Q-GL module and antenna connectors.




Figure 2: Pin Assignment



## 3.2. Pin Description

**Table 3: Definition of I/O Parameters** 

Description
Analog Input
Analog Output
Digital Input
Digital Output
Bidirectional
Open Drain
Power Input
Power Output

The following table shows the pin definition and description of RM502Q-GL.

**Table 4: Pin Description** 

Pin No.	M.2 Socket 2 PCle-based Pinout	RM502Q-GL Pin Name	I/O	Description	Comment
1	CONFIG_3	CONFIG_3	DO	Not connected internally	
2	3.3 V	VCC	PI	Power supply	$V_{min} = 3.135 \text{ V}$ $V_{norm} = 3.7 \text{ V}$ $V_{max} = 4.4 \text{ V}$
3	GND	GND		Ground	
4	3.3 V	VCC	PI	Power supply	$V_{min} = 3.135 \text{ V}$ $V_{norm} = 3.7 \text{ V}$ $V_{max} = 4.4 \text{ V}$
5	GND	GND		Ground	
6	FULL_CARD_ POWER_OFF#	FULL_CARD_ POWER_OFF#	DI	Turn on/off of the module. When it is at low level, the	Internally pulled down with a



	(I)(0/1.8 V)			module is turned off.  When it is at high level, the module is turned on.	100k Ω resistor
7	USB_D+	USB_DP	AI, AO	USB 2.0 differential data (+)	
8	W_DISABLE1# (I)(0/1.8 V)	W_DISABLE1#	DI	Airplane mode control. Active LOW.	1.8/3.3 V power domain
9	USB_D-	USB_DM	AI, AO	USB 2.0 differential data (-)	
10	GPIO_9/LED_1# (OD)(0/3.3 V)	WWAN_LED#	OD	RF status indication LED	It is an open drain and active LOW signal.
11	GND	GND		Ground	
12	Key	Notch		Notch	
13	Key	Notch		Notch	
14	Key	Notch		Notch	
15	Key	Notch		Notch	
16	Key	Notch		Notch	
17	Key	Notch		Notch	
18	Key	Notch		Notch	
19	Key	Notch		Notch	
20	GPIO_5 /AUDIO_0	PCM_CLK	Ю	PCM data bit clock	1.8 V power domain
21	CONFIG_0	CONFIG_0	DO	Not connected internally	
22	GPIO_6 /AUDIO_1	PCM_DIN	DI	PCM data input	1.8 V power domain
23	GPIO_11 /WOWWAN#	WAKE_ON_WAN#	OD	Wake up the host. Active LOW.	Open drain
24	GPIO_7 /AUDIO_2	PCM_DOUT	DO	PCM data output	1.8 V power domain
25	DPR (I)(0/1.8 V)	DPR	DI	Dynamic power reduction. High level by default.	1.8 V power domain
26	GPIO_10 /W_DISABLE2#	W_DISABLE2#	DI	GNSS disable control. Active LOW.	1.8/3.3 V power domain
27	GND	GND		Ground	



28	GPIO_8 /AUDIO_3	PCM_SYNC	Ю	PCM data frame sync	1.8 V power domain
29	PETn1	USB_SS_TX_M	AO	USB 3.1 transmit data (-)	
30	UIM_RESET(O)	USIM1_RST	DO	(U)SIM1 card reset	1.8/3.0 V power domain
31	PETp1	USB_SS_TX_P	AO	USB 3.1 transmit data (+)	
32	UIM_CLK(O)	USIM1_CLK	DO	(U)SIM1 card clock	1.8/3.0 V power domain
33	GND	GND		Ground	
34	UIM_DATA(I/O)	USIM1_DATA	Ю	(U)SIM1 card data	1.8/3.0 V power domain
35	PERn1	USB_SS_RX_M	Al	USB 3.1 receive data (-)	
36	UIM_PWR(O)	USIM1_VDD	РО	Power supply for (U)SIM1 card	1.8/3.0 V power domain
37	PERp1	USB_SS_RX_P	AI	USB 3.1 receive data (+)	
38	NC	SDX2AP_STATUS	DO	Status indication to AP	1.8 V power domain
39	GND	GND		Ground	
40	GPIO_0 /SIM_DET2	USIM2_DET	DI	(U)SIM2 card insertion detection	Internally pulled up to 1.8 V
41	PETn0	PCIE_TX_M	AO	PCIe transmit data (-)	
42	GPIO_1 /SIM_DAT2	USIM2_DATA	Ю	(U)SIM2 card data	1.8/3.0 V power domain
43	PETp0	PCIE_TX_P	AO	PCIe transmit data (+)	
44	GPIO_2 /SIM_CLK2	USIM2_CLK	DO	(U)SIM2 card clock	1.8/3.0 V power domain
45	GND	GND		Ground	
46	GPIO_3 /SIM_RST2	USIM2_RST	DO	(U)SIM2 card reset	1.8/3.0 V power domain
47	PERn0	PCIE_RX_M	AI	PCIe receive data (-)	
48	GPIO_4 (SIM_PWR2)	USIM2_VDD	РО	Power supply for (U)SIM2 card	1.8/3.0 V power domain
49	PERp0	PCIE_RX_P	AI	PCIe receive data (+)	
50	PERST#	PCIE_RST_N	DI	PCIe reset. Active LOW.	Open drain



GND  CLKREQ#  REFCLKn  PEWAKE#  REFCLKp  NC  GND	GND  PCIE_CLKREQ_N  PCIE_REFCLK_M  PCIE_WAKE_N  PCIE_REFCLK_P  RFFE1_CLK  GND	DO AI, AO DO AI, AO	Ground  PCIe clock request. Active LOW.  PCIe reference clock (-)  PCIe PME wake. Active LOW.  PCIe reference clock (+)  RFFE1 serial interface clock	Open drain  Open drain  1.8 V power domain
REFCLKn PEWAKE# REFCLKp NC GND	PCIE_REFCLK_M  PCIE_WAKE_N  PCIE_REFCLK_P  RFFE1_CLK	AI, AO DO AI, AO	Active LOW.  PCIe reference clock (-)  PCIe PME wake. Active LOW.  PCIe reference clock (+)	Open drain  1.8 V power
PEWAKE#  REFCLKp  NC  GND	PCIE_WAKE_N PCIE_REFCLK_P RFFE1_CLK	AO DO AI, AO	PCIe PME wake. Active LOW.  PCIe reference clock (+)	1.8 V power
REFCLKp NC GND	PCIE_REFCLK_P RFFE1_CLK	AI, AO	Active LOW.  PCle reference clock (+)	1.8 V power
NC GND	RFFE1_CLK	AO	. ,	
GND		DO	RFFE1 serial interface clock	
	GND			
NC			Ground	
NC	RFFE1_DATA	DO	RFFE1 serial interface data	1.8 V power domain
ANTCTL0 (O)(0/1.8 V)	LAA_TX_EN	DO	Notification from SDR to WL when LTE transmitting	1.8 V power domain
COEX3	WLAN_TX_EN	DI	Notification from WL to SDR while transmitting	1.8 V power domain
ANTCTL1 (O)(0/1.8 V)	RFFE0_DATA	DO	RFFE0 serial interface data	1.8 V power domain
COEX2	COEX_RXD	DI	LTE/WLAN coexistence receive data	1.8 V power domain
ANTCTL2 (O)(0/1.8 V)	RFFE0_CLK	DO	RFFE0 serial interface clock	1.8 V power domain
COEX1	COEX_TXD	DO	LTE/WLAN coexistence transmit data	1.8 V power domain
ANTCTL3 (O)(0/1.8 V)	RFFE_VIO_1V8	РО	Power supply for RFFE	1.8 V power output
SIM_DETECT	USIM1_DET	DI	(U)SIM1 card insertion detection	Internally pulled up to 1.8 V
RESET# (I)(0/1.8 V)	RESET_N	DI	Reset the module. Active LOW.	Internally pulled up to 1.8 V with a 100k Ω resistor
SUSCLK(32 kHz)	AP2SDX_STATUS	DI	Status indication from AP	1.8 V power domain
CONFIG_1	CONFIG_1	DO	Connected to GND internally	
3.3 V	VCC	PI	Power supply	$V_{min} = 3.135 \text{ V}$ $V_{norm} = 3.7 \text{ V}$ $V_{max} = 4.4 \text{ V}$
	(O)(0/1.8 V)  COEX3  ANTCTL1 (O)(0/1.8 V)  COEX2  ANTCTL2 (O)(0/1.8 V)  COEX1  ANTCTL3 (O)(0/1.8 V)  SIM_DETECT  RESET# (I)(0/1.8 V)  SUSCLK(32 kHz)  CONFIG_1	ANTCTL0 (O)(0/1.8 V)  COEX3  WLAN_TX_EN  ANTCTL1 (O)(0/1.8 V)  COEX2  COEX_RXD  ANTCTL2 (O)(0/1.8 V)  COEX1  COEX1  ANTCTL3 (O)(0/1.8 V)  SIM_DETECT  RESET# (I)(0/1.8 V)  SUSCLK(32 kHz)  CONFIG_1  LAA_TX_EN  WLAN_TX_EN  RFFE0_DATA  COEX_TXD  RFFE0_CLK  USIM1_DET  RESET_N  AP2SDX_STATUS  CONFIG_1  CONFIG_1	ANTCTLO (O)(0/1.8 V)  COEX3  WLAN_TX_EN  DI  ANTCTL1 (O)(0/1.8 V)  COEX2  COEX_RXD  DI  ANTCTL2 (O)(0/1.8 V)  COEX1  COEX_TXD  DO  ANTCTL3 (O)(0/1.8 V)  RFFE_VIO_1V8  PO  SIM_DETECT  USIM1_DET  DI  RESET# (I)(0/1.8 V)  RESET_N  DI  SUSCLK(32 kHz)  CONFIG_1  CONFIG_1  DO  DO  LAA_TX_EN  DO  DO  RFFE_VIO_1V8  DO  DO  ANTCTL3 CONFIG_1  DO  DO  DO  DO  DO  DO  DO  DO  DO  D	ANTCTL0 (O)(0/1.8 V)  LAA_TX_EN  DO Notification from SDR to WL when LTE transmitting  COEX3  WLAN_TX_EN  DI Notification from WL to SDR while transmitting  ANTCTL1 (O)(0/1.8 V)  COEX2  COEX_RXD  DI LTE/WLAN coexistence receive data  ANTCTL2 (O)(0/1.8 V)  COEX1  COEX_TXD  DO RFFE0 serial interface clock  COEX1  COEX_TXD  DO RFFE0 serial interface clock  LTE/WLAN coexistence transmit data  ANTCTL3 (O)(0/1.8 V)  RFFE_VIO_1V8  PO Power supply for RFFE  USIM_DETECT  USIM1_DET  DI (U)SIM1 card insertion detection  RESET# (I)(0/1.8 V)  RESET_N  DI Reset the module. Active LOW.  SUSCLK(32 kHz)  AP2SDX_STATUS  DI Status indication from AP  CONFIG_1  CONFIG_1  DO Connected to GND internally



71	GND	GND		Ground	
					Vmin = 3.135 V
72	3.3 V	VCC	PI	Power supply	Vnorm = 3.7 V
					Vmax = 4.4 V
73	GND	GND		Ground	
					Vmin = 3.135 V
74	3.3 V	VCC	PI	Power supply	Vnorm = 3.7 V
					Vmax = 4.4 V
75	CONFIG_2	CONFIG_2	DO	Not connected internally	

#### **NOTE**

Keep all NC, reserved and unused pins unconnected.

## 3.3. Power Supply

The following table shows pin definition of VCC pins and ground pins.

**Table 5: Definition of VCC and GND Pins** 

Pin No.	Pin Name	I/O	Power Domain	Description
2, 4, 70, 72, 74	VCC	PI	3.135-4.4 V	3.7 V typical DC supply
3, 5, 11, 27, 33, 39, 45, 51, 57, 71, 73	GND			Ground

#### 3.3.1. Decrease Voltage Drop

The power supply range of the module is from 3.135 V to 4.4 V. Please ensure that the input voltage will never drop below 3.135 V, otherwise the module will be powered off automatically. The following figure shows the maximum voltage drop during radio transmission in 3G/4G/5G networks.






Figure 3: Power Supply Limits during Radio Transmission

The main power supply from an external system must be a single voltage source. To decrease voltage drop, a bypass capacitor of about 100  $\mu$ F with low ESR (ESR = 0.7  $\Omega$ ) should be used, and a multi-layer ceramic chip capacitor (MLCC) array also should be used due to its ultra-low ESR. It is recommended to use four ceramic capacitors (1  $\mu$ F, 100 nF, 33 pF, 10 pF) for composing the MLCC array, and place these capacitors close to VCC pins. The width of VCC trace should be no less than 2 mm. In principle, the longer the VCC trace is, the wider it should be.

In addition, in order to get a stable power source, it is recommended to use a zener diode with a reverse zener voltage of 5.1 V and a dissipation power of more than 0.5 W. The following figure shows a reference circuit of VCC.




Figure 4: Reference Circuit of VCC Pins

#### 3.3.2. Reference Design for Power Supply

Power design for the module is very important, as the performance of the module largely depends on the power source. The power supply is capable of providing a sufficient current of at least 3 A. If the voltage drop between the input and output is not too high, it is suggested that an LDO is used to supply power for the module. If there is a big voltage difference between the input source and the desired output (VCC = 3.7 V Typ.), a buck DC-DC converter is preferred as the power supply.



The following figure shows a reference design for +5 V input power source based on an DC-DC TPS54319. The typical output of the power supply is about 3.7 V and the maximum load current is 3 A.




Figure 5: Reference Design of Power Supply

**NOTE** 

In order to avoid damages to the internal flash, please do not switch off the power supply directly when the module is working. It is suggested that the power supply can be cut off after the module is powered off by pulling down the FULL\_CARD\_POWER\_OFF# pin for more than 10 s.

#### 3.4. Turn on and off Scenarios

#### 3.4.1. Turn on the Module

FULL\_CARD\_POWER\_OFF# asynchronous signal is an Active Low input that is used to turn off the entire module. When the input signal is asserted high ( $\geq 1.19 \text{ V}$ ) the Module will be enabled. When the input signal is driven low signal ( $\leq 0.2 \text{ V}$ ) or Tri-stated, it will force the module to shut down.

This input signal is 3.3 V tolerant and can be driven by either 1.8 V or 3.3 V GPIO. Also, it has internally pulled down with a 100 k $\Omega$  resistor.

The following table shows the definition of FULL\_CARD\_POWER\_OFF#.

Table 6: Definition of FULL\_CARD\_POWER\_OFF# Pin


Pin No. **Pin Name Description DC Characteristics** Comment FULL CARD Turn on/off of the module. Internally pulled  $V_{IH(max)} = 4.4 V$ 6 POWER\_ When it is at low level, the module  $V_{IH(min)} = 1.19 \text{ V}$ down with a OFF# is powered off. 100 kΩ resistor  $V_{IL(max)} = 0.2 V$ 



When it is at high level, the module is powered on.

#### 3.4.1.1. Turn on the Module with a Host GPIO

It is recommended to use a host GPIO to control FULL\_CARD\_POWER\_OFF#. A simple reference circuit is illustrated in the following figure.




Note: The voltage of pin 6 should be no less than 1.19V when it is at HIGH level.

Figure 6: Turn on the Module with a Host GPIO

#### 3.4.1.2. Turn on the Module Automatically

If FULL\_CARD\_POWER\_OFF# is pulled up to VCC with a 5–10 k $\Omega$  resistor, the module will be powered on automatically when the power supply for VCC is applied.

A reference circuit is shown in the following figure.



#### Notes:


- 1. The voltage of pin 6 should be no less than 1.19V when it is at HIGH level.
- 2. The VCC represents the power supply of the module.

Figure 7: Turn on the Module Automatically



#### 3.4.1.3. Turn on the Module with Compatible Design

The following figure shows a compatible design to turn on the module automatically after power-up or by host.



#### Notes:

- 1. The voltage of pin 6 should be no less than 1.19V when it is at HIGH level.
- 2. The VCC represents the power supply of the module.

Figure 8: Turn on the Module with Compatible Design

The turn-on scenario is illustrated in the following figure.




Figure 9: Turn-on Timing of the Module

## NOTES

- 1. t<sub>power-on</sub> is time the interval between VCC and RESET\_N HIGH level, which is a typically 33 ms. It is measured when RESET\_N is not pulled down by the host device.
- 2. t<sub>turn-on</sub> is the time interval between FULL\_CARD\_POWER\_OFF# HIGH level and RFFE\_VIO\_1V8(an



- internal LDO output) HIGH level, which is typically 68 ms.
- 3. t₀ is the time interval between VCC and FULL\_CARD\_POWER\_OFF# HIGH level. It could be 0 by turning on the module automatically as shown in *Figure 7*, or any other time decided by the host as shown in *Figure 6*.

tbooting is the time interval between RFFE\_VIO\_1V8 HIGH level and the USIM\_VDD power-on.

#### 3.4.2. Turn off the Module

#### 3.4.2.1. Turn off the Module through FULL\_CARD\_POWER\_OFF#

In *Figure 6*, pulling down the FULL\_CARD\_POWER\_OFF# pin will turn off the module. The turn off scenario is illustrated in the following figure.




Figure 10: Turn-off Timing through FULL\_CARD\_POWER\_OFF#

#### 3.4.2.2. Turn off the Module through AT Command

It is a safe way to use AT+QPOWD command to turn off the module. For more details about the command, please refer to *document* [2].

For the circuit design of *Figure 6*, please pull down FULL\_CARD\_POWER\_OFF# pin, or cut off power supply of VCC after the module USB/PCIe is removed. Otherwise, the module will be powered on again.






Figure 11: Turn-off Timing through AT Command and FULL\_CARD\_POWER\_OFF#

For the circuit design of *Figure 7*, please cut off power supply of VCC after the module USB/PCIe is removed, as illustrated in *Figure 11*. Otherwise, the module will be powered on again.




Figure 12: Turn-off Timing through AT Command and Power Supply

#### **NOTE**

Please pull down FULL\_CARD\_POWER\_OFF# pin immediately or cut off the power supply VCC when the host detects that the module USB/PCIe is removed.



#### 3.5. Reset

RESET\_N is an asynchronous and active low signal (1.8 V logic level). Whenever this pin is active, the modem will immediately be placed in a Power On Reset(POR) condition.

CAUTION: Triggering the RESET# signal will lead to loss of all data in the modem and the removal of system drivers. It will also disconnect the modem from the network.

Table 7: Definition of RESET\_N Pin

Pin No.	Pin Name	Description	DC Characteristics	Comment
67	RESET_N	Reset the module	$V_{IH(max)} = 2.1 \text{ V}$ $V_{IH(min)} = 1.3 \text{ V}$ $V_{IL(max)} = 0.5 \text{ V}$	Internally pulled up to 1.8 V with a 100 $k\Omega$ resistor

The module can be reset by pulling down the RESET\_N pin for 200–700 ms. An open collector/drain driver or button can be used to control the RESET\_N pin.




Figure 13: Reference Circuit of RESET\_N with NPN Driving Circuit







Figure 14: Reference Circuit of RESET\_N with NMOS Driving Circuit



Note: The capacitor C1 is recommended to be less than 47pF.

Figure 15: Reference Circuit of RESET\_N with Button

The reset scenario is illustrated in the following figure.




Figure 16: Resetting Timing of the Module



### 3.6. (U)SIM Interfaces

The (U)SIM interface circuitry meets ETSI and IMT-2000 requirements. Both Class B (3.0 V) and Class C (1.8 V) (U)SIM cards are supported, and Dual SIM Single Standby\* function is supported.

Table 8: Pin Definition of (U)SIM Interfaces

Pin No.	Pin Name	I/O	Description	Comment
36	USIM1_VDD	РО	Power supply for (U)SIM1 card	Class B (3.0 V) and Class C (1.8 V)
34	USIM1_DATA	Ю	(U)SIM1 card data	1.8/3.0 V power domain
32	USIM1_CLK	DO	(U)SIM1 card clock	1.8/3.0 V power domain
30	USIM1_RST	DO	(U)SIM1 card reset	1.8/3.0 V power domain
66	USIM1_DET	DI	(U)SIM1 card insertion detection.	Internally pulled up
48	USIM2_VDD	РО	Power supply for (U)SIM2 card	Either 1.8 V or 3.0 V is supported automatically.
42	USIM2_DATA	Ю	(U)SIM2 card data	1.8/3.0 V power domain
44	USIM2_CLK	DO	(U)SIM2 card clock	1.8/3.0 V power domain
46	USIM2_RST	DO	(U)SIM2 card reset	1.8/3.0 V power domain
40	USIM2_DET	DI	(U)SIM2 card insertion detection.	Internally pulled up to 1.8 V


#### NOTE

"\*" means under development.

RM502Q-GL supports (U)SIM card hot-plug via the USIM\_DET pin, which is a level trigger pin. With a normally closed (U)SIM card connector, the USIM\_DET is normally short-circuited to ground when a (U)SIM card is not inserted, and the USIM\_DET will change from low to high level when the (U)SIM card is inserted. The rising edge indicates insertion of the (U)SIM card. When the (U)SIM card is removed, the USIM\_DET will change from high to low level. This falling edge indicates the absence of the (U)SIM card.

The following figure shows a reference design of (U)SIM interface with a normally closed (NC) (U)SIM card connector.






Note: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.

Figure 17: Reference Circuit of Normally Closed (U)SIM Card Connector

#### Normally Closed (U)SIM Card Connector:

- When the (U)SIM is absent, CD is short-circuited to ground and USIM\_DET is at low level.
- When the (U)SIM is inserted, CD is open from ground and USIM\_DET is at high level.

The following figure shows a reference design of (U)SIM interface with a normally open (NO) (U)SIM card connector.



Note: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.


Figure 18: Reference Circuit of Normally Open (U)SIM Card Connector

#### Normally Open (U)SIM Card Connector:

- When the (U)SIM is absent, CD1 is open from CD2 and USIM\_DET is at low level.
- When the (U)SIM is inserted, CD1 is short-circuited to 1.8 V and USIM\_DET is at high level.



If (U)SIM card detection function is not needed, please keep USIM\_DET unconnected. A reference circuit for (U)SIM card interface with a 6-pin (U)SIM card connector is illustrated in the following figure.



Note: All these resistors, capacitors and TVS should be close to (U)SIM card connector in PCB layout.

Figure 19: Reference Circuit of a 6-Pin (U)SIM Card Connector

In order to enhance the reliability and availability of the (U)SIM card in applications, please follow the criteria below in (U)SIM circuit design.

- Keep (U)SIM card connector as close as possible to the module. Keep the trace length as less than 200 mm as possible.
- Keep (U)SIM card signal traces away from RF and VCC traces.
- To avoid cross-talk between USIM\_DATA and USIM\_CLK, keep them away from each other and shield them with ground surrounded.
- In order to offer good ESD protection, it is recommended to add a TVS diode array with parasitic capacitance not exceeding 10 pF. The 22 Ω resistors should be added in series between the module and the (U)SIM card connector so as to suppress EMI spurious transmission and enhance ESD protection. The 33 pF capacitors are used to filter out RF interference.
- The pull-up resistor on USIM\_DATA trace improves anti-jamming capability and should be placed close to the (U)SIM card connector.

#### 3.7. USB Interface

RM502Q-GL provides one integrated Universal Serial Bus (USB) interface which complies with the USB 3.1 & 2.0 specifications and supports super speed (10) on USB 3.1 and high speed (480 Mbps) and full speed (12 Mbps) modes on USB 2.0. The USB interface is used for AT command communication, data transmission, GNSS NMEA sentence output, software debugging, firmware upgrade and voice over USB\*.



Please note that only USB 2.0 can be used for firmware upgrade currently.

The following table shows the pin definition of USB interface.

**Table 9: Pin Definition of USB Interface** 

Pin No.	Pin Name	I/O	Description	Comment	
7	USB_DP	AI/AO	USB 2.0 differential data bus (+)	Require differential	
9	USB_DM	AI/AO	USB 2.0 differential data bus (-)	impedance of 90 $\Omega$	
29	USB_SS_TX_M	AO	USB 3.1 transmit data (-)	Require differential	
31	USB_SS_TX_P	АО	USB 3.1 transmit data (+)	impedance of 90 $\Omega$	
35	USB_SS_RX_M	Al	USB 3.1 receive data (-)	Require differential impedance of 90 Ω	
37	USB_SS_RX_P	Al	USB 3.1 receive data (+)		

#### **NOTE**

"\*" means under development.

For more details about the USB 3.1 & 2.0 specifications, please visit <a href="http://www.usb.org/home">http://www.usb.org/home</a>.

The USB 2.0 interface is recommended to be reserved for firmware upgrade in designs. The following figure shows a reference circuit of USB 3.1 & 2.0 interface.




Figure 20: Reference Circuit of USB 3.1 & 2.0 Interface



AC coupling capacitors C5 and C6 must be placed close to the host and close to each other. C1 and C2 have been integrated inside the module, so do not place these two capacitors on customers' schematic and PCB. In order to ensure the signal integrity of USB 2.0 data traces, R1, R2, R3 and R4 must be placed close to the module, and the stubs must be minimized in PCB layout.

In order to ensure that the USB interface designs corresponds with USB specifications, please comply with the following principles:

- Do not route USB traces under or close to crystals, oscillators, magnetic components, RF signal traces or other high noisy signal traces. It is important to route USB differential pairs in inner layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- The impedance of USB 3.1 & 2.0 differential trace is 90  $\Omega$ .
- For USB 2.0 signal traces, the trace length must be less than 120 mm, the differential data pair matching is less than 2 mm (15 ps).
- If USB connector is used, please keep the ESD protection components as close as possible to the USB connector. Pay attention to the influence of junction capacitance of ESD protection components on USB 2.0 data traces. The capacitance value of ESD protection components should be less than 2.0 pF for USB 2.0.
- If possible, reserve four 0 Ω resistors (R1–R4) on USB\_DP and USB\_DM as shown in the above figure.



#### 3.8. PCle Interface

RM502Q-GL provides one integrated PCIe (Peripheral Component Interconnect Express) interface which complies with the *PCI Express Base Specification, Revision 3.0* and supports up to 8 Gbps per lane.

- PCI Express Base Specification Revision 3.0 compliance
- Data rate up to 8 Gbps per lane

The following table shows the pin definition of PCIe interface.


**Table 10: Pin Definition of PCIe Interface** 

Pin No.	Pin Name	I/O	Description	Comment	
55	PCIE_REFCLK_P	AI/AO	PCIe reference clock (+)	100 MHz. Require differential	
53	PCIE_REFCLK_M	AI/AO	PCIe reference clock (-)	impedance of 85 Ω	
49	PCIE_RX_P	AI	PCIe receive data (+)	Require differential impedance of 85 $\Omega$	
47	PCIE_RX_M	AI	PCIe receive data (-)		
43	PCIE_TX_P	AO	PCIe transmit data (+)	Require differential impedance	
41	PCIE_TX_M	AO	PCIe transmit data (-)	of 85 Ω	
50	PCIE_RST_N	DI	PCIe reset. Active LOW.	Open drain	
52	PCIE_CLKREQ_N	DO	PCIe clock request. Active LOW.	Open drain	
54	PCIE_WAKE_N	DO	PCIe PME wake. Active LOW.	Open drain	

#### 3.8.1. Endpoint Mode

RM502Q-GL supports endpoint (EP) mode. In this mode, the module is configured as a PCIe EP device. The following figure shows a reference circuit of PCIe EP mode.






**Note:** The voltage level of VCC\_IO\_HOST depends on the host side due to the open drain in pins 50, 52 and 54.

Figure 21: PCIe Interface Reference Circuit (EP Mode)

In order to ensure the signal integrity of PCIe interface, AC coupling capacitors C5 and C6 should be placed close to the host on PCB. C1 and C2 have been integrated inside the module, so do not place these two capacitors on customers' schematic and PCB.



Symbol	Parameter	Min	Max	Units
T <sub>PVPGL</sub>	Power Valid* to PERST# input inactive	Implementation specific; recommended 50 ms		ms
TPERST#-CLK	REFCLK stable before PERST# inactive	100		μs

Figure 22: PCIe Power-on Timing Requirements of M.2 Specification






Figure 23: PCIe Power-on Timing Requirements of the Module

The following principles of PCIe interface design should be complied with, so as to meet PCIe V2.1 specification.

- Do not route signal traces under crystals, oscillators, magnetic devices or RF signal traces.
- It is important to route the PCIe differential signal traces in inner layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.
- For PCIe signal traces, the recommended maximum length for TX and RX differential data pairs is less than 250 mm, and the intra-lane length matching of TX and RX differential data pairs is less than 0.7 mm (5 ps).

#### 3.8.2. USB Version and PCle Version

Begin with ES2 (Engineering Samples 2), RM502Q-GL supports USB version and PCIe only version described as below:

#### **USB** version

- Support all USB 2.0/3.1 features
- Support MBIM/QMI/QRTR/AT
- Support switch between USB and PCIe by AT command

USB is the default communication interface between RM502Q-GL module and a host. If PCIe interface is desired, an AT command under USB interface mode could be used. For more details about the AT command, please refer to **document [2]**.

It is suggested that USB 2.0 interface could be reserved for firmware upgrade.



#### **USB-AT-based PCIe Version**

- Support MBIM/QMI/QRTR/AT
- Support switch back to USB interface by AT command
- Support Non-X86 systems, need to be initiated in X86 system to meet BIOS PCIe early initial requirement

When RM502Q-GL module works at USB-AT-based PCIe version, it supports MBIM/QMI/QRTR/AT, and can be switched back to USB version by AT command. But it does not support firmware upgrade by PCIE interface, therefore RM502Q-GL USB 2.0 interface must be reserved for firmware upgrade.

Please note that the USB-AT-based PCIe version cannot support BIOS PCIe early initial in X86 systems, but it could be initiated by other module which supports BIOS PCIe early initial. And Non-X86 systems does not have this problem.

#### eFuse-based PCIe version

- Support MBIM/QMI/QRTR/AT
- Support Non-X86 Systems and X86 system (could meet BIOS PCIe early initial)

If RM502Q-GL works at eFuse-based PCIe interface by burnt eFuse, the module cannot be switched back to USB version.

Please note that PCle firmware upgrade may not be supported on non-Qualcomm AP chips. If the host does not support firmware upgrade at the PCle only version, then RM502Q-GL USB 2.0 interface (pins 7 and 9) and two test points (VREG\_L6E\_1P8 and FORCE\_USB\_BOOT, reserved on bottom side) must be used for firmware upgrade. Also, the firmware could be upgraded by the PCle Card EVB, which could be inserted into a PC. For more details, please refer to *document* [1].

#### 3.9. PCM Interface\*

RM502Q-GL supports audio communication via Pulse Code Modulation (PCM) digital interface. The PCM interface supports the following modes:

- Primary mode (short frame synchronization): the module works as both master and slave
- Auxiliary mode (long frame synchronization): the module works as master only

In primary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC falling edge represents the MSB. In this mode, the PCM interface supports 256 kHz, 512 kHz, 1024 kHz or 2048 kHz PCM\_CLK at 8 kHz PCM\_SYNC, and also supports 4096 kHz PCM\_CLK at 16 kHz PCM\_SYNC.



In auxiliary mode, the data is sampled on the falling edge of the PCM\_CLK and transmitted on the rising edge. The PCM\_SYNC rising edge represents the MSB. In this mode, PCM interface operates with a 256 kHz PCM\_CLK and an 8 kHz, 50% duty cycle PCM\_SYNC only.

RM502Q-GL supports 16-bit linear data format. The following figures show the primary mode's timing relationship with 8 kHz PCM\_SYNC and 2048 kHz PCM\_CLK, as well as the auxiliary mode's timing relationship with 8 kHz PCM\_SYNC and 256 kHz PCM\_CLK.




Figure 24: Primary Mode Timing




Figure 25: Auxiliary Mode Timing

The following table shows the pin definition of PCM interface which can be applied on audio codec design.



Table 11: Pin Definition of PCM Interface\*

Pin No.	Pin Name	I/O	Description	Comment
20	PCM_CLK	Ю	PCM data bit clock	1.8 V power domain In master mode, it is an output signal. In slave mode, it is an input signal. If unused, keep it open.
22	PCM_DIN	DI	PCM data input	1.8 V power domain
24	PCM_DOUT	DO	PCM data output	1.8 V power domain
28	PCM_SYNC	Ю	PCM data frame sync	1.8 V power domain

The clock and mode can be configured by AT command, and the default configuration is master mode using short frame synchronization format with 2048 kHz PCM\_CLK and 8 kHz PCM\_SYNC. Please refer to *document* [2] for details about AT+QDAI command.

NOTE

"\*" means under development.

### 3.10. Control and Indication Interfaces

The following table shows the pin definition of control and indication pins.

**Table 12: Pin Definition of Control and Indication Interfaces** 

Pin No.	Pin Name	I/O	Description	Comment
8	W_DISABLE1#*	DI	Airplane mode control. Active LOW.	1.8/3.3 V
10	WWAN_LED#*	OD	It is an open drain and active low signal. Indicate RF status of the module.	
23	WAKE_ON_WAN#*	OD	Wake up the host. It is an open drain and active low signal.	
25	DPR*	DI	Dynamic power reduction. High level by default.	1.8 V
26	W_DISABLE2#*	DI	GNSS disable control. Active LOW.	1.8/3.3 V
38	SDX2AP_STATUS	DO	Status indication to AP	1.8 V power domain



68	AP2SDX_STATUS	DI	Status indication from AP	1.8 V power domain
----	---------------	----	---------------------------	-----------------------



"\*" means under development.

#### 3.10.1. W\_DISABLE1#\*

RM502Q-GL provides a W\_DISABLE1# pin to disable or enable airplane mode through hardware operation. The W\_DISABLE1# pin is pulled up by default. Driving it low will set the module to airplane mode. In airplane mode, the RF function will be disabled.

The RF function can also be enabled or disabled through software AT commands. The following table shows the RF function status of the module.

**Table 13: RF Function Status** 

W_DISABLE1# Level	AT Commands	RF Function Status
High Level	AT+CFUN=1	Enabled
High Level	AT+CFUN=0 AT+CFUN=4	Disabled
Low Level	AT+CFUN=0 AT+CFUN=1 AT+CFUN=4	Disabled

#### 3.10.2. W\_DISABLE2#\*


RM502Q-GL provides a W\_DISABLE2# pin to disable or enable the GNSS function. The W\_DISABLE2# pin is pulled up by default. Driving it low will disable the GNSS function. The combination of W\_DISABLE2# pin and AT commands can control the GNSS function.



**Table 14: GNSS Function Status** 

W_DISABLE2# Level	AT Commands	GNSS Function Status	
High Level	AT+QGPS=1	Enabled	
High Level	AT+QGPSEND		
Low Level	AT+QGPS=1	Disabled	
Low Level	AT+QGPSEND		

A simple level shifter based on diodes is used on W\_DISABLE1# pin and W\_DISABLE2# pin which are pulled up to a 1.8 V voltage in the module, as shown in the following figure. So the control signals (GPIO) of the host device could be a 1.8 V or 3.3 V voltage level. W\_DISABLE1# and W\_DISABLE2# are active low signals, and a reference circuit is shown as below.



Notes: The voltage level of VCC\_IO\_HOST could be 1.8V or 3.3V typically.


Figure 26: W\_DISABLE1# and W\_DISABLE2# Reference Circuit

#### 3.10.3. WWAN\_LED#\*

The WWAN\_LED# signal is used to indicate RF status of the module, and its sink current is up to 10 mA.

In order to reduce current consumption of the LED, a current-limited resistor must be placed in series with the LED, as illustrated in the figure below. The LED is ON when the WWAN\_LED# signal is at low level.





Note: This VCC could be the power supply of the module.

Figure 27: WWAN\_LED# Reference Circuit

The following table shows the RF status indicated by WWAN\_LED# signal.

Table 15: Network Status Indications of WWAN\_LED# Signal

WWAN_LED# Level	Description		
Low Level (LED ON)	RF function is turned on		
High Level (LED OFF)	<ul> <li>RF function is turned off if any of the following occurs:</li> <li>The (U)SIM card is not powered.</li> <li>W_DISABLE1# is at low level (airplane mode enabled).</li> <li>AT+CFUN=4 (RF function disabled).</li> </ul>		


#### 3.10.4. WAKE\_ON\_WAN#\*

The WAKE\_ON\_WAN# is an open drain pin, which requires a pull-up resistor on the host. When a URC returns, a 1 s low level pulse signal will be outputted to wake up the host. The module operation status indicated by WAKE\_ON\_WAN# is shown as below.

Table 16: State of the WAKE\_ON\_WAN# Signal

WAKE_ON_WAN# State	Module Operation Status
Output a 1 s low level pulse signal	Call/SMS/Data is incoming (to wake up the host)
Always at high level	Idle/Sleep





Note: The voltage level on VCC\_IO\_HOST depends on the host side due to the open drain in pin 23.

Figure 28: WAKE\_ON\_WAN# Signal Reference Circuit

#### 3.10.5. DPR\*

RM502Q-GL provides a DPR (Dynamic Power Reduction) pin for body SAR (Specific Absorption Rate) detection. The signal is sent from a host system proximity sensor to RM502Q-GL module to provide an input trigger, which will reduce the output power in radio transmission.

**Table 17: Function of the DPR Signal** 

DPR Level	Function
High/Floating	Max transmitting power will NOT back off
Low	Max transmitting power will back off by executing AT+QCFG="sarcfg" command



Please refer to **document [2]** for more details about **AT+QCFG="sarcfg"** command.

#### 3.10.6. STATUS\*

RM502Q-GL provides two status indication pins for communication with IPQ807x device. Pin 38 (SDX2AP\_STATUS) outputs the status indication signal to IPQ807x device, and pin 68 (AP2SDX\_STATUS) inputs the status indication signal from IPQ807x device.



#### 3.11. Cellular/WLAN Interface\*

RM502Q-GL provides a cellular/WLAN COEX interface, the following table shows the pin definition of this interface.

**Table 18: Pin Definition of COEX Interface** 

Pin No.	Pin Name	I/O	Description	Comment
62	COEX_RXD	DI	LTE/WLAN coexistence receive data	1.8 V power domain
64	COEX_TXD	DO	LTE/WLAN coexistence transmit data	1.8 V power domain
59	LAA_TX_EN	DO	Notification from SDR to WL when LTE transmitting	1.8 V power domain
60	WLAN_TX_EN	DI	Notification from WL to SDR while transmitting	1.8 V power domain

NOTE

"\*" means under development.

# 3.12. Antenna Tuner Control Interface\*

ANTCTL[1:2] are used for antenna tuner control and should be routed to an appropriate antenna control circuit. More details about the interface will be added in the future version of this document.

Table 19: Pin Definition of Antenna Tuner Control Interface

Pin No.	Pin Name	I/O	Description	DC Characteristics
61	SDR_GRFC15	DO	GRFC interface dedicated for external antenna tuner control	$V_{OL}$ max = 0.45 V $V_{OH}$ min = 1.35 V
63	SDR_GRFC14	DO		$V_{OH}MINIT = 1.35 \text{ V}$ $V_{OH}Max = 1.8 \text{ V}$

**NOTE** 

support based on CS2 and later.




# 3.13. Configuration Pins

RM502Q-GL provides four configuration pins, which are defined as below.

**Table 20: Definition of Configuration Pins** 

Pin No.	Pin Name	I/O	Power Domain	Description
21	CONFIG_0	DO	0	NC internally
69	CONFIG_1	DO	0	Connected to GND internally
75	CONFIG_2	DO	0	NC internally
1	CONFIG_3	DO	0	NC internally

The following figure shows a reference circuit of these four pins.



Note: The voltage level of VCC\_IO\_HOST depends on the host side and could be 1.8V or 3.3V.

Figure 29: Recommended Circuit of Configuration Pins

**Table 21: Configuration Pins List of M.2 Specification** 

Config_0	Config_1	Config_2	Config_3	Module Type and	Port
(Pin 21)	(Pin 69)	(Pin 75)	(Pin 1)	Main Host Interface	Configuration
NC	GND	NC	NC	Quectel defined	N/A



# **4** GNSS Receiver

# 4.1. General Description

RM502Q-GL includes a fully integrated global navigation satellite system solution that supports Gen9-Lite of Qualcomm (GPS, GLONASS, BeiDou/Compass, and Galileo).

The module supports standard NMEA-0183 protocol, and outputs NMEA sentences at 1 Hz data update rate via USB interface by default.

By default, RM502Q-GL GNSS engine is switched off. It has to be switched on via AT command. For more details about GNSS engine technology and configurations, please refer to **document [3]**.



#### 4.2. GNSS Performance

The following table shows GNSS performance of RM502Q-GL series module.

**Table 22: GNSS Performance** 

Parameter	Description	Conditions	Тур.	Unit
	Cold start	Autonomous	TBD	dBm
Sensitivity (GNSS)	Reacquisition	Autonomous	TBD	dBm
, ,	Tracking	Autonomous	TBD	dBm
	Cold start @ open sky  Warm start @ open sky  Hot start @ open sky	Autonomous	TBD	S
		XTRA enabled	TBD	S
TTFF		Autonomous	TBD	S
(GNSS)		XTRA enabled	TBD	S
		Autonomous	TBD	S
		XTRA enabled	TBD	S
Accuracy (GNSS)	CEP-50	Autonomous @ open sky	TBD	m

#### **NOTES**

- 1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
- 2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after the loss of lock.
- 3. Cold start sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing cold start command.



# **5** Antenna Connection

RM502Q-GL provides four antenna interfaces, the impedance of antenna port is 50  $\Omega$ .

#### 5.1. RF Antenna Interfaces

#### 5.1.1. Antenna Pin Definition

The pin definition of RF antenna interfaces is shown below.

**Table 23: Pin Definition of RF Antenna Interfaces** 

Pin Name	I/O	Description	Comment
ANT0	AI/AO	Antenna0 interface, 5GNR (n41/n77/n78 TRx1) & LTE LMHB TRx0 & B42/B43/B48 MIMO1	50 Ω impedance
ANT1	AI/AO	Antenna1 interface, 5GNR (n77/n78 DRx) & n41 TRx0 & LTE MHB MIMO1 & B42/B43/B48 DRX & LAA PRx	50 Ω impedance
ANT2_ GNSSL1	AI/AO	Antenna2 interface, 5GNR (n77/n78 MIMO2, n41 DRx) & LTE MHB MIMO2 & B42/B43/B48 MIMO2 & LAA DRx & GNSS L1	50 Ω impedance
ANT3	AI/AO	Antenna3 interface, 5GNR (n77/n78 TRx0, n41 MIMO2) & LTE LMHB DRx & B42/B43/B48 TRx0	50 Ω impedance

#### NOTE

LTE LMHB TRx0 also supports 5G NR FDD low, middle and high bands in SA mode (under development).



# 5.1.2. RF Antenna Port Mapping

Table 24: RM502Q-GL RF Antenna Mapping

4G	5G NR		Antonno	LB	MHB	n77/78	
	n41	n77/n78	- Antenna	(MHz)	(MHz)	(MHz)	NOTE
LB/MHB TRx0, B42/B43/B48 MIMO1	TRx1	TRx1	ANT0	617 to 960	1452 to 2690	3300 to 4200	
LB/MHB DRx, B42/B43/B48 TRx0	Div1	TRx0	ANT3	617 to 960	1452 to 2690	3300 to 4200	
MHB PRX MIMO, B42/B43/B48 DRX, LAA PRX	TRx0	Div0	ANT1	_	1452 to 2690	3300 to 4200	
MHB DRx MIMO, B42/B43/B48 MIMO2, LAA DRx	Div0	Div1	ANT2_ GNSSL1	-	1452 to 2690	3300 to 4200	_

n77 group also includes B42/B48 function.

# 5.1.3. Operating Frequency

Table 25: RM502Q-GL Module Operating Frequencies

Band Name	Transmit (MHz)	Receive (MHz)	LTE-FDD	LTE-TDD	UMTS	5G NR
IMT (2100)	1920–1980	2110–2170	B1	_	B1	n1
PCS (1900)	1850–1910	1930–1990	B2	_	B2	n2
DCS (1800)	1710–1785	1805–1880	В3	_	В3	n3
AWS	1710–1755	2110–2155	B4	_	B4	_
Cell (850)	824–849	869–894	B5	_	B5	n5
JCELL (800)	830–840	875–885	_	_	B6	_



IMT-E (2600)	2500–2570	2620–2690	В7	_	_	n7
EGSM (950)	880–915	925–960	B8	_	B8	n8
J1700	1750–1785	1845–1880	В9	_	В9	_
700 lower A–C	699–716	729–746	B12	_	_	n12
700 upper C	777–787	746–756	B13	_	-	_
700 D	788–798	758–768	B14	_	-	_
B17	704–716	734–746	B17	_	_	_
B18	815–830	860–875	B18	_	-	_
B19	830–845	875–890	B19	_	B19	-
EU800	832–862	791–821	B20	_	_	n20
PCS + G	1850–1915	1930–1995	B25	_	_	-
B26	814–849	859–894	B26	_	-	_
700 APAC	703–748	758–803	B28	_	_	n28
FLO	-	717–728	B29	_	-	_
WCS	2305–2315	2350–2360	B30	_	-	_
L-band	_	1452–1496	B32	_	_	_
B34	2010–2025	2010–2025	_	B34	_	-
B38	2570–2620	2570–2620	_	B38	_	n38
B39	1880–1920	1880–1920	_	B39	_	-
B40	2300–2400	2300–2400	_	B40	_	n40
B41/B41-XGP	2496–2690	2496–2690	_	B41	_	n41
B42	3400–3600	3400–3600	_	B42	_	-
B43	3600–3800	3600–3800	_	B43	-	-
B46	5150–5925	5150–5925	-	B46	-	-
B48	3550–3700	3550–3700	_	B48	-	n48
B66	1710–1780	2110–2200	B66	_	-	n66
B71	663–698	617–652	B71	_	-	n71
n77	3300 - 4200	3300 - 4200	_	_	_	n77



n78	3300 - 3800	3300 - 3800	_	_	_	n78

#### 5.1.4. Reference Design of RF Antenna Interface

A reference design of antenna interface is shown as below. A  $\pi$ -type matching circuit should be reserved for better RF performance. The capacitors are not mounted by default.




Figure 30: Reference Circuit of RF Antenna

#### **NOTES**

- 1. Keep the characteristic impedance for antenna trace as 50  $\Omega$ .
- 2. Place the  $\pi$ -type matching components as close to the antenna as possible.
- 3. Digital circuits such as (U)SIM card, USB interface, camera module, display connector and SD card should be kept away from the antenna traces.
- 4. Keep 75 dB PCB isolation between two antenna traces.
- 5. Keep 15 dB isolation between each antenna to improve the receiving sensitivity.
- 6. It is suggested to keep 20 dB isolation between 5G NR UL MIMO Tx0 and Tx1 antennas.

#### 5.2. GNSS Antenna Interface

The following table shows frequency specification of GNSS antenna connector.



#### **Table 26: GNSS Frequency**

Туре	Frequency	Unit
GPS/Galileo/QZSS	1575.42 ±1.023 (L1)	MHz
Galileo	1575.42 ±2.046 (E1)	MHz
QZSS	1575.42 (L1)	MHz
GLONASS	1597.5–1605.8	MHz
BeiDou	1561.098 ±2.046	MHz

#### **NOTES**

- 1. Keep the characteristic impedance for ANT\_GNSS trace as 50  $\Omega$ .
- 2. Place the  $\pi$ -type matching components as close to the antenna as possible.
- 3. Digital circuits such as (U)SIM card, USB interface, camera module, display connector and SD card should be kept away from the antenna traces.
- 4. Keep 75 dB isolation between two antenna traces.
- 5. Keep 15 dB isolation between each antenna to improve the receiving sensitivity.

## 5.3. Reference Design of RF Layout

For user's PCB, the characteristic impedance of all RF traces should be controlled as 50  $\Omega$ . The impedance of the RF traces is usually determined by the trace width (W), the materials' dielectric constant, the height from the signal layer to reference ground (H), and the space between RF trace and ground (S). Microstrip or coplanar waveguide is typically used in RF layout for characteristic impedance control. The following are reference designs of microstrip or coplanar waveguide with different PCB structures.






Figure 31: Microstrip Design on a 2-layer PCB




Figure 32: Coplanar Waveguide Design on a 2-layer PCB




Figure 33: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)






Figure 34: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)

In order to ensure RF performance and reliability, the following principles should be complied with in RF layout design:

- Use impedance simulation tool to control the characteristic impedance of RF traces as 50 Ω.
- The GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- The distance between the RF pins and the RF connector should be as short as possible. All the right angle traces should be changed to curved ones, and the recommended angle is 135°.
- There should be clearance area under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, adding some ground vias around RF traces and the reference ground improves RF performance. The distance between the ground vias and RF traces should be no less than two times the width of RF signal traces (2\*W).

For more details about RF layout, please refer to document [4].

#### 5.4. Antenna Connectors

The ANT0, ANT1, ANT2\_GNSSL1 and ANT3 antenna connectors are shown as below.





**Figure 35: Antenna Connectors on the Module** 

# 5.4.1 RF Bands Supported by Antenna Connectors

Table 27: RF Bands Supported by RM502Q-GL Antenna Connectors

Pin Name	Description	Frequency
ANT0	Antenna0 interface, 5GNR (n41/n77/n78 TRx1) & LTE LMHB TRx0 & B42/B43/B48 MIMO1	600–5000 MHz
ANT1	Antenna1 interface, 5GNR (n77/n78 DRx) & N41 TRx0 & LTE MHB MIMO1 & B42/B43/B48 DRX & LAA PRx	1100–6000 MHz
ANT2_GNSSL1	Antenna2 interface, 5GNR (n77/n78 MIMO2, N41 DRx) & LTE MHB MIMO2 & B42/B43/B48 MIMO2 & LAA DRx & GNSS L1	1400–6000 MHz
ANT3	Antenna3 interface, 5GNR (n77/n78 TRx0, N41 MIMO2) & LTE LMHB DRx & B42/B43/B48 TRX	600–5000 MHz

NOTE

n77 group also includes B42/B48 function.



#### 5.5. Antenna Installation

#### 5.5.1. Antenna Requirements

The following table shows the requirements on WCDMA, LTE, 5G NR antenna and GNSS antenna.

**Table 28: Antenna Requirements** 

Туре	Requirements
	Frequency range: 1559–1606 MHz
GNSS	Polarization: RHCP or linear
GNSS	VSWR: < 2 (Typ.)
	Passive antenna gain: >0 dBi
	VSWR: ≤ 3
	Efficiency: > 30%
MCDMA/LTE/EC ND	Input Impedance: 50 Ω
WCDMA/LTE/5G NR	WCDMA LB, LTE LB: Cable insertion loss: < 1 dB
	WCDMA MB, LTE MB: Cable insertion loss: < 1.5 dB
	LTE HB, 5G NR TDD MHB: Cable insertion loss < 2 dB

#### 5.5.2. Recommended RF Connector for Antenna Installation

RM502Q-GL is mounted with standard 2 mm × 2 mm receptacle RF connectors for convenient antenna connection.

The connector dimensions are illustrated as below:






Figure 36: RM502Q-GL RF Connector Dimensions (Unit: mm)

Table 29: Major Specifications of the RF Connector

Item	Specification
Nominal Frequency Range	DC to 6 GHz
Nominal Impedance	50 Ω
Temperature Rating	-40°C to +85°C
	Meet the requirements of:
Voltage Standing Wave Ratio (VSWR)	Max 1.3 (DC-3 GHz)
	Max 1.45 (3–6 GHz)

The receptacle RF connector used in conjunction with RM502Q-GL will accept two types of mating plugs that will meet a maximum height of 1.2 mm using a Ø0.81 mm coaxial cable or a maximum height of 1.45 mm utilizing a Ø1.13 mm coaxial cable.

The following figure shows the specifications of mating plugs using Ø0.81 mm coaxial cables.




Figure 37: Specifications of Mating Plugs Using Ø0.81 mm Coaxial Cables

The following figure illustrates the connection between the receptacle RF connector on RM502Q-GL and the mating plug using a Ø0.81 mm coaxial cable.






Figure 38: Connection between RF Connector and Mating Plug Using Ø0.81 mm Coaxial Cable

The following figure illustrates the connection between the receptacle RF connector on RM502Q-GL and the mating plug using a Ø1.13 mm coaxial cable.




Figure 39: Connection between RF Connector and Mating Plug Using Ø1.13 mm Coaxial Cable



# **6** Electrical, Reliability and Radio Characteristics

# 6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

**Table 30: Absolute Maximum Ratings** 

Parameter	Min.	Max.	Unit
VCC	-0.3	4.7	V
Voltage at Digital Pins	-0.3	2.3	V

# 6.2. Power Supply Requirements

The typical input voltage of RM502Q-GL is 3.7 V, as specified by *PCle M.2 Electromechanical Specification Rev 1.0.* The following table shows the power supply requirements of RM502Q-GL.

**Table 31: Power Supply Requirements** 

Parameter	Description	Min.	Тур.	Max.	Unit
VCC	Power Supply	3.135	3.7	4.4	V
Voltage Ripple		_	30	100	mV
Voltage Drop		_	_	165	mV



# 6.3. I/O Requirements

Table 32: I/O Requirements

Parameter	Description	Min.	Max.	Unit
V <sub>IH</sub>	Input high voltage	$0.7 \times V_{DD18}^{-1)}$	V <sub>DD18</sub> +0.3	V
V <sub>IL</sub>	Input low voltage	-0.3	$0.3 \times V_{DD18}$	V
V <sub>OH</sub>	Output high voltage	V <sub>DD18</sub> -0.5	$V_{DD18}$	V
VoL	Output low voltage	0	0.4	V

# NOTE

# 6.4. Operation and Storage Temperatures

**Table 33: Operation and Storage Temperatures** 

Parameter	Min.	Тур.	Max.	Unit
Operation Temperature Range <sup>1)</sup>	-30	+25	+60	°C
Extended Temperature Range <sup>2)</sup>	-40	+25	+85	°C
Storage temperature Range	-40	+25	+90	°C

## **NOTES**

- 1. 1) Within operation temperature range, the module is 3GPP compliant.
- 2. <sup>2)</sup> Within extended temperature range, the module remains the ability to establish and maintain a voice, SMS, data transmission, emergency call, etc. There is no unrecoverable malfunction. There are also no effects on radio spectrum and no harm to radio network. Only one or more parameters like P<sub>out</sub> might reduce in their values and exceed the specified tolerances. When the temperature returns to the normal operating temperature level, the module will meet 3GPP specifications again.

<sup>&</sup>lt;sup>1)</sup> V<sub>DD18</sub> is the I/O power domain of the module.



# **6.5. Current Consumption**

Table 34: RM502Q-GL Current Consumption

Parameter	Description	Conditions	Тур.	Unit
	OFF state	Power down	TBD	μΑ
		AT+CFUN=0 (USB disconnected)	TBD	mA
		WCDMA PF = 64 (USB disconnected)	TBD	mA
		WCDMA PF = 128 (USB disconnected)	TBD	mA
		WCDMA PF = 512 (USB disconnected)	TBD	mA
	Sleep state	LTE-FDD PF = 32 (USB disconnected)	TBD	mA
	Sieep state	LTE-FDD PF = 64 (USB disconnected)	TBD	mA
		LTE-FDD PF = 128 (USB disconnected)	TBD	mA
$I_{VBAT}$		LTE-TDD PF = 32 (USB disconnected)	TBD	mA
		LTE-TDD PF = 64 (USB disconnected)	TBD	mA
		LTE-TDD PF = 128 (USB disconnected)	TBD	mA
		WCDMA PF = 64 (USB disconnected)	TBD	mA
		WCDMA PF = 64 (USB connected)	TBD	mA
		LTE-FDD PF = 64 (USB disconnected)	TBD	mA
	Idle state	LTE-FDD PF = 64 (USB connected)	TBD	mA
		LTE-TDD PF = 64 (USB disconnected)	TBD	mA
		LTE-TDD PF = 64 (USB connected)	TBD	mA
	14/07/14	WCDMA B1 HSDPA CH10700 @ 23 dBm	TBD	mA
$I_{VBAT}$	WCDMA data transfer	WCDMA B1 HSUPA CH10700 @ 23 dBm	TBD	mA
	(GNSS OFF)	WCDMA B2 HSDPA CH9800 @ 23 dBm	TBD	mA
		WCDMA B2 HSUPA CH9800 @ 23 dBm	TBD	mA



		WCDMA B3 HSDPA CH1338 @ 23 dBm	TBD	mA
		WCDMA B3 HSUPA CH1338 @ 23 dBm	TBD	mA
		WCDMA B4 HSDPA CH1638 @ 23 dBm	TBD	mA
		WCDMA B4 HSUPA CH1638 @ 23 dBm	TBD	mA
	WCDMA	WCDMA B5 HSDPA CH4407 @ 23 dBm	TBD	mA
I <sub>VBAT</sub>	data transfer (GNSS OFF)	WCDMA B5 HSUPA CH4407 @ 23 dBm	TBD	mA
	,	WCDMA B6 HSDPA CH4400 @ 23 dBm	TBD	mA
		WCDMA B6 HSUPA CH4400 @ 23 dBm	TBD	mA
		WCDMA B8 HSDPA CH3012 @ 23 dBm	TBD	mA
		WCDMA B8 HSUPA CH3012 @ 23 dBm	TBD	mA
		WCDMA B19 HSDPA CH738 @ 23 dBm	TBD	mA
		WCDMA B19 HSUPA CH738 @ 23 dBm	TBD	mA
		LTE-FDD B1 CH300 @ 23 dBm	TBD	mA
		LTE-FDD B2 CH900 @ 23 dBm	TBD	mA
		LTE-FDD B3 CH1575 @ 23 dBm	TBD	mA
		LTE-FDD B4 CH2175 @ 23 dBm	TBD	mA
		LTE-FDD B5 CH2525 @ 23 dBm	TBD	mA
		LTE-FDD B7 CH3100 @ 23 dBm	TBD	mA
	LTE	LTE-FDD B8 CH3625 @ 23 dBm	TBD	mA
VBAT	data transfer (GNSS OFF)	LTE-FDD B9 CH3975 @ 23 dBm	TBD	mA
		LTE-FDD B12 CH5095 @ 23 dBm	TBD	mA
		LTE-FDD B13 CH5230 @ 23 dBm	TBD	mA
		LTE-FDD B14 CH5330 @ 23 dBm	TBD	mA
		LTE-FDD B17 CH5790 @ 23 dBm	TBD	mA
		LTE-FDD B18 CH5925 @ 23 dBm	TBD	mA



		LTE-FDD B20 CH6300 @ 23 dBm	TBD	mA
		LTE-FDD B25 CH8365 @ 23 dBm	TBD	mA
		LTE-FDD B26 CH8865 @ 23 dBm	TBD	mA
		LTE-FDD B28 CH9435 @ 23 dBm	TBD	mA
		LTE-FDD B30 CH9820 @ 23 dBm	TBD	mA
	LTE	LTE-TDD B34 CH36275 @ 23 dBm	TBD	mA
$I_{VBAT}$	Data transfer	LTE-TDD B38 CH38000 @ 23 dBm	TBD	mA
	(GNSS OFF)	LTE-TDD B39 CH38450 @ 23 dBm	TBD	mA
		LTE-TDD B40 CH39150 @ 23 dBm	TBD	mA
		LTE-TDD B41 CH40620 @ 23 dBm	TBD	mA
		LTE-TDD B42 CH42590 @ 23 dBm	TBD	mA
		LTE-TDD B43 CH44590 @ 23 dBm	TBD	mA
		LTE-TDD B48 CH55990 @ 23 dBm	TBD	mA
		LTE-FDD B66 CH66886 @ 23 dBm	TBD	mA
		LTE-FDD B71 CH68761 @ 23 dBm	TBD	mA
		5G NR-TDD n41 CH501204 @ 23 dBm	TBD	mA
		5G NR-TDD n41 CH518598 @ 23 dBm	TBD	mA
		5G NR-TDD n41 CH535998 @ 23 dBm	TBD	mA
		5G NR-TDD n77 CH620668 @ 23 dBm	TBD	mA
		5G NR-TDD n77 CH650000 @ 23 dBm	TBD	mA
VBAT	5G NR data transfer	5G NR-TDD n77 CH679332 @ 23 dBm	TBD	mA
. 5,	(GNSS OFF)	5G NR-TDD n78 CH620668 @ 23 dBm	TBD	mA
		5G NR-TDD n78 CH636666 @ 23 dBm	TBD	mA
		5G NR-TDD n78 CH652666 @ 23 dBm	TBD	mA
		5G NR-FDD n1 CH423000 @ 23 dBm	TBD	mA
		5G NR-FDD n1 CH428000 @ 23 dBm	TBD	mA



**TBD** 5G NR-FDD n1 CH433000 @ 23 dBm mA 5G NR-FDD n2 CH387000 @ 23 dBm **TBD** mΑ 5G NR-FDD n2 CH392000 @ 23 dBm **TBD** mA 5G NR-FDD n2 CH397000 @ 23 dBm **TBD** mΑ mΑ 5G NR-FDD n3 CH362000 @ 23 dBm **TBD** 5G NR-FDD n3 CH368500 @ 23 dBm **TBD** mΑ 5G NR-FDD n3 CH375000 @ 23 dBm **TBD** mΑ 5G NR-FDD n5 CH174800 @ 23 dBm **TBD** mA 5G NR-FDD n5 CH176300 @ 23 dBm **TBD** mΑ 5G NR-FDD n5 CH177800 @ 23 dBm **TBD** mΑ 5G NR-FDD n7 CH525000 @ 23 dBm **TBD** mΑ 5G NR-FDD n7 CH531000 @ 23 dBm **TBD** mΑ 5G NR-FDD n7 CH537000 @ 23 dBm **TBD** mΑ 5G NR-FDD n8 CH186000 @ 23 dBm **TBD** mΑ 5G NR-FDD n8 CH188500 @ 23 dBm **TBD** mΑ 5G NR-FDD n8 CH191000 @ 23 dBm **TBD** mA 5G NR-FDD n12 CH146800 @ 23 dBm **TBD** mΑ 5G NR-FDD n12 CH147500 @ 23 dBm **TBD** mΑ 5G NR-FDD n12 CH148200 @ 23 dBm **TBD** mA 5G NR-FDD n20 CH159200 @ 23 dBm **TBD** mΑ 5G NR-FDD n20 CH161200 @ 23 dBm **TBD** mΑ 5G NR-FDD n20 CH163200 @ 23 dBm **TBD** mA 5G NR-FDD n28 CH152600 @ 23 dBm **TBD** mΑ 5G NR-FDD n28 CH156100 @ 23 dBm **TBD** mΑ 5G NR-FDD n28 CH159600 @ 23 dBm TBD mΑ 5G NR-TDD n38 CH515000 @ 23 dBm **TBD** mΑ

 $\begin{array}{cc} & & 5 \text{G NR data} \\ \text{I}_{\text{VBAT}} & & \text{transfer} \\ & & \text{(GNSS OFF)} \end{array}$ 



		5G NR-TDD n38 CH519000 @ 23 dBm	TBD	mA
		5G NR-TDD n38 CH523000 @ 23 dBm	TBD	mA
		5G NR-TDD n40 CH461000 @ 23 dBm	TBD	mA
		5G NR-TDD n40 CH470000 @ 23 dBm	TBD	mA
		5G NR-TDD n40 CH479000 @ 23 dBm	TBD	mA
I <sub>VBAT</sub>	5G NR data transfer	5G NR-FDD n66 CH423000 @ 23 dBm	TBD	mA
	(GNSS OFF)	5G NR-FDD n66 CH429000 @ 23 dBm	TBD	mA
		5G NR-FDD n66 CH435000 @ 23 dBm	TBD	mA
		5G NR-FDD n71 CH124400 @ 23 dBm	TBD	mA
		5G NR-FDD n71 CH126900 @ 23 dBm	TBD	mA
		5G NR-FDD n71 CH129400 @ 23 dBm	TBD	mA
		WCDMA B1 CH10700 @ 23 dBm	TBD	mA
		WCDMA B2 CH9800 @ 23 dBm	TBD	mA
		WCDMA B3 CH1338 @ 23 dBm	TBD	mA
	WCDMA	WCDMA B4 CH1638 @ 23 dBm	TBD	mA
I <sub>VBAT</sub>	voice call	WCDMA B5 CH4408 @ 23 dBm	TBD	mA
		WCDMA B6 CH4175 @ 23 dBm	TBD	mA
		WCDMA B8 CH3012 @ 23 dBm	TBD	mA
		WCDMA B19 CH338 @ 23 dBm	TBD	mA



# 6.6. RF Output Power

The following table shows the RF output power of RM502Q-GL module.

**Table 35: RF Output Power** 

Mode	Frequency	Max.	Min.
WCDMA	WCDMA bands	24 dBm +1/-3 dB (Class 3)	< -50 dBm
	LTE bands	23 dBm ±2 dB (Class 3)	< -40 dBm
LTE	LTE HPUE bands (B38/B40/B41/B42/B43)	26 dBm ±2 dB (Class 2)	< -40 dBm
5G NR	5G NR bands	23 dBm ±2 dB (Class 3)	< -40 dBm (BW: 5–20 MHz) <sup>1)</sup>
	5G NR HUPE bands (n41/n77/n78)	26 dBm +2/-3 dB (Class 2)	< -40 dBm (BW: 5–20 MHz) <sup>1)</sup>

#### NOTE

# 6.7. RF Receiving Sensitivity

The following tables show conducted RF receiving sensitivity of RM502Q-GL module.

<sup>1)</sup> For 5G NR TDD bands, the normative reference for this requirement is TS 38.101-1 [2] clause 6.3.1



Table 36: RM502Q-GL Conducted RF Receiving Sensitivity

Mode F	requency	Primary	Diversity	SIMO <sup>1)</sup>	3GPP (SIMO)
V	VCDMA B1	TBD	TBD	TBD	-106.7 dBm
V	VCDMA B2	TBD	TBD	TBD	-104.7 dBm
WCDMA <sub>V</sub>	VCDMA B3	TBD	TBD	TBD	-103.7 dBm
V	VCDMA B4	TBD	TBD	TBD	-106.7 dBm
V	VCDMA B5	TBD	TBD	TBD	-104.7 dBm
WCDMA V	VCDMA B8	TBD	TBD	TBD	-103.7 dBm
V	VCDMA B19	TBD	TBD	TBD	-104.7 dBm
L	TE-FDD B1 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
L	TE-FDD B2 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
L	TE-FDD B3 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
L	TE-FDD B4 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
L	TE-FDD B5 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
L	TE-FDD B7 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
L	TE-FDD B8 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
L	TE-FDD B9 (10 MHz)	TBD	TBD	TBD	-95.3 dBm
L	TE-FDD B12 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
L	TE-FDD B13 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
L LTE	TE-FDD B14 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
	TE-FDD B17 (10 MHz)	TBD	TBD	TBD	-93.3 dBm
L	TE-FDD B18 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
L	TE-FDD B19 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
L	TE-FDD B20 (10 MHz)	TBD	TBD	TBD	-93.3 dBm



	LTE-FDD B25 (10 MHz)	TBD	TBD	TBD	-92.8 dBm
	LTE-FDD B26 (10 MHz)	TBD	TBD	TBD	-93.8 dBm
	LTE-FDD B28 (10 MHz)	TBD	TBD	TBD	-94.8 dBm
	LTE-FDD B30 (10 MHz)	TBD	TBD	TBD	-95.3 dBm
	LTE-FDD B32 (10 MHz)	TBD	TBD	TBD	-95.3 dBm
	LTE-TDD B34 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B38 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
	LTE-TDD B39 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
LTE	LTE-TDD B40 (10 MHz)	TBD	TBD	TBD	-96.3 dBm
LIE	LTE-TDD B41 (10 MHz)	TBD	TBD	TBD	-94.3 dBm
	LTE-TDD B42 (10 MHz)	TBD	TBD	TBD	-95 dBm
	LTE-TDD B43 (10 MHz)	TBD	TBD	TBD	-95 dBm
	LTE-TDD B48 (10 MHz)	TBD	TBD	TBD	-95 dBm
	5G NR-FDD n1 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-94.0 dBm
	5G NR-FDD n2 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-92.0 dBm
	5G NR-FDD n3 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-91.0 dBm
	5G NR-FDD n5 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-95.0 dBm
	5G NR-FDD n7 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-92.0 dBm
	5G NR-FDD n8 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-94.0 dBm
5G NR	5G NR-FDD n12 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-94.0 dBm
JUIN	5G NR-FDD n20 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-94.0 dBm
	5G NR-FDD n25 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-90.5 dBm
	5G NR-FDD n28 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-96.0 dBm
	5G NR-TDD n38 (20 MHz) (SCS: 30 kHz)	TBD	TBD	TBD	-94.0 dBm
	5G NR-TDD n40 (20 MHz) (SCS: 30 kHz)	TBD	TBD	TBD	-94.0 dBm



5G NR-TDD n41 (20 MHz) (SCS: 30 kHz)	TBD	TBD	TBD	-92.0 dBm
5G NR-FDD n66 (20 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-93.5 dBm
5G NR-FDD n71 (10 MHz) (SCS: 15 kHz)	TBD	TBD	TBD	-94.0 dBm
5G NR-TDD n77 (20 MHz) (SCS: 30 kHz)	TBD	TBD	TBD	-92.9 dBm
5G NR-TDD n78 (20 MHz) (SCS: 30 kHz)	TBD	TBD	TBD	-92.9 dBm

#### **NOTE**

#### 6.8. ESD Characteristics

The module is not protected against electrostatic discharge (ESD) in general. Consequently, it is subject to ESD handling precautions that typically apply to ESD sensitive components. Proper ESD handling and packaging procedures must be applied throughout the processing, handling and operation of any application that incorporates the module.

The following table shows the module electrostatic discharge characteristics.

Table 37: Electrostatic Discharge Characteristics (Temperature: 25°C, Humidity: 40%)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VCC, GND	±5	±10	kV
Antenna Interfaces	±4	±8	kV
Other Interfaces	±0.5	±1	kV

# 6.9. Thermal Dissipation

RM502Q-GL is designed to work over an extended temperature range. In order to achieve a maximum performance while working under extended temperatures or extreme conditions (such as with maximum power or data rate) for a long time, it is strongly recommended to add a thermal pad or other thermally

<sup>&</sup>lt;sup>1)</sup> SIMO is a smart antenna technology that uses a single antenna at the transmitter side and two antennas at the receiver side, which improves Rx performance.



conductive compounds between the module and the main PCB for thermal dissipation.

The thermal dissipation area (i.e. the area for adding thermal pad) is shown as below. The dimensions are measured in mm.



Figure 40: Thermal Dissipation Area on Bottom Side of Module (Bottom View)

There are other measures to enhance heat dissipation performance:

- Add ground vias as many as possible on PCB.
- Maximize airflow over/around the module.
- Place the module away from other heating sources.
- Module mounting holes must be used to attach (ground) the device to the main PCB ground.
- It is NOT recommended to apply solder mask on the main PCB where the module's thermal dissipation area is located.
- Select an appropriate material, thickness and surface for the outer housing (i.e. the mechanical enclosure) of the application device that integrates the module so that it provides good thermal dissipation.
- Customers may also need active cooling to pull heat away from the module.
- If possible, add a heatsink on the top of the module. A thermal pad should be used between the heatsink and the module, and the heatsink should be designed with as many fins as possible to increase heat dissipation area.



NOTE

For more detailed guidelines on thermal design, please refer to document [5].



# 7 Mechanical Dimensions and Packaging

This chapter mainly describes mechanical dimensions and packaging specifications of RM502Q-GL module. All dimensions are measured in mm, and the tolerances are ±0.05 mm unless otherwise specified.

### 7.1. Mechanical Dimensions of the Module





Figure 41: Mechanical Dimensions of RM502Q-GL (Unit: mm)



### 7.2. Top and Bottom Views of the Module





**Top View** 

**Bottom View** 

Figure 42: Top and Bottom Views of the Module

### NOTE

These are rendering images of RM502Q-GL module. For authentic appearance, please refer to the module that you receive from Quectel.

### 7.3. M.2 Connector

RM502Q-GL adopts a standard PCI Express M.2 connector which compiles with the directives and standards listed in *document [4]*.



### 7.4. Packaging

RM502Q-GL modules are packaged in trays. The following figure shows the tray size.




Figure 43: Tray Size (Unit: mm)

Each tray contains 10 modules. The smallest package contains 100 modules. Tray packaging procedures are as below.

- 1. Use 10 trays to package 100 modules at a time (tray size:  $247 \text{ mm} \times 172 \text{ mm}$ ).
- 2. Place an empty tray on the top of the 10-tray stack.
- 3. Fix the stack with masking tape in "#" shape as shown in the following figure.
- 4. Pack the stack with conductive bag, and then fix the bag with masking tape.
- 5. Place the list of IMEI No. into a small carton.
- 6. Seal the carton and then label the seal with sealing sticker (small carton size:  $250 \text{ mm} \times 175 \text{ mm} \times 128 \text{ mm}$ ).



Figure 44: Tray Packaging Procedure



### 8 Appendix References

**Table 38: Related Documents** 

SN.	Document Name	Remark
[1]	Quectel_PCle_Card_EVB_User_Guide	PCIe card EVB user guide
[2]	Quectel_RG500Q&RM502Q&RM510Q_AT_Commands_ Manual	AT commands manual for RG500Q, RM502Q and RM510Q
[3]	Quectel_RM502Q_GNSS_Application_Note	RM502Q GNSS application note
[4]	Quectel_RF_Layout_Application_Note	RF layout application note
[5]	Quectel_RM502Q_Module_Thermal_Simulation	RM502Q module thermal simulation
[6]	PCI Express M.2 Specification Rev3.0	PCI express M.2 specification

**Table 39: Terms and Abbreviations** 

Abbreviation	Description	
bps	Bit Per Second	
CHAP	Challenge Handshake Authentication Protocol	
DC-HSPA+	Dual-carrier High Speed Packet Access+	
DFOTA	Delta Firmware Upgrade Over-The-Air	
DL	Downlink	
DPR	Dynamic Power Reduction	
EIRP	Equivalent Isotropically Radiated Power	
ESD	Electrostatic Discharge	
FDD	Frequency Division Duplexing	



GLONASS	Global Navigation Satellite System (Russia)	
GNSS	Global Navigation Satellite System	
GPS	Global Positioning System	
GSM	Global System for Mobile Communications	
HR	Half Rate	
HSPA	High Speed Packet Access	
HSUPA	High Speed Uplink Packet Access	
kbps	Kilo Bits Per Second	
LAA	License Assisted Access	
LED	Light Emitting Diode	
LTE	Long Term Evolution	
Mbps	Mega Bits Per Second	
ME	Mobile Equipment	
MIMO	Multiple-Input Multiple-Output	
MLCC	Multiplayer Ceramic Chip Capacitor	
MMS	Multimedia Messaging Service	
MO	Mobile Originated	
MT	Mobile Terminated	
PAP	Password Authentication Protocol	
PCB	Printed Circuit Board	
PCle	Peripheral Component Interconnect Express	
PCM	Pulse Code Modulation	
PDU	Protocol Data Unit	
PME	Power Management Event	
PPP	Point-to-Point Protocol	



RF	Radio Frequency
Rx	Receive
SAR	Specific Absorption Rate
SMS	Short Message Service
Тх	Transmit
UART	Universal Asynchronous Receiver & Transmitter
UL	Uplink
URC	Unsolicited Result Code
USB	Universal Serial Bus
(U)SIM	(Universal) Subscriber Identity Module
$V_{IH}$	Input High Voltage Level
$V_{IL}$	Input Low Voltage Level
Vон	Output High Voltage Level
V <sub>OL</sub>	Output Low Voltage Level
WCDMA	Wideband Code Division Multiple Access

Installation engineers need to be aware of the potential risk of the thermal effects of radio frequency energy and how to stay protected against undue risk.

The EUT is a mobile device; maintain at least a 20 cm separation between the EUT and the user's body and must not transmit simultaneously with any other antenna or transmitter.

### **OEM/Integrators Installation Manual**

Important Notice to OEM integrators 1. This module is limited to OEM installation ONLY. 2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b). 3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations 4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are compliant with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

### **Important Note**

notice that any deviation(s) from the defined parameters of the antenna trace, as described by the instructions, require that the host product manufacturer must notify to Quectel that they wish to change the antenna trace design. In this case, a Class II permissive change application is required to be filed by the USI, or the host manufacturer can take responsibility through the change in FCC ID (new application) procedure followed by a Class II permissive change application

### **End Product Labeling**

When the module is installed in the host device, the FCC/IC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text: "Contains FCC ID: XMR2021RM502QGL" "Contains IC: 10224A-2020RM502Q". The FCC ID/IC ID can be used only when all FCC/IC compliance requirements are met.

### Antenna

- (1) The antenna must be installed such that 20 cm is maintained between the antenna and users,
- (2) The transmitter module may not be co-located with any other transmitter or antenna.

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC/IC authorization.

To comply with FCC regulations limiting both maximum RF output power and human exposure to RF radiation, maximum antenna gain (including cable loss) must not exceed

Test Mode	Antenna Gain (dBi)	Test Mode	Antenna Gain (dBi)
WCDMA B2	8.00	LTE B38	2.00
WCDMA B4	5.00	LTE B41	2.00
WCDMA B5	5.00	LTE B48	-2.00
LTE B2	8.00	LTE B66	5.00
LTE B4	5.00	LTE B71	5.00
LTE B5	5.00	n2	8.00
LTE B7	8.00	n5	5.00
LTE B12	5.00	n7	8.00
LTE B13	5.00	n12	5.00
LTE B14	5.00	n25	8.00
LTE B17	5.00	n41	5.00
LTE B25	8.00	n66	5.00
LTE B26	5.00	n71	5.00
LTE B30	-1.02	n77	5.00

### Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual

### **Federal Communication Commission Interference Statement**

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

### List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90, part 96 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuity), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

## This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna.

As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

### **Radiation Exposure Statement**

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment.

This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body.

### **Industry Canada Statement**

This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions:

- (1) This device may not cause interference; and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

### **Radiation Exposure Statement**

This equipment complies with IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20 cm between the radiator & your body

Déclaration d'exposition aux radiations:

Cet équipement est conforme aux limites d'exposition aux rayonnements ISED établies pour un environnement non contrôlé. Cet équipement doit être installé et utilisé avec un minimum de 20 cm de distance entre la source de rayonnement et votre corps.

## This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna. As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

### Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes: (Pour utilisation de dispositif module)

- 1) L'antenne doit être installée de telle sorte qu'une distance de 20 cm est respectée entre l'antenne et les utilisateurs, et
- 2) Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 2 conditions ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

#### **IMPORTANT NOTE:**

In the event that these conditions cannot be met (for example certain laptop configurations or colocation with another transmitter), then the Canada authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

### **NOTE IMPORTANTE:**

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

### **End Product Labeling**

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: "Contains IC: 10224A-2020RM502Q".

### Plaque signalétique du produit final

Ce module émetteur est autorisé uniquement pour une utilisation dans un dispositif où l'antenne peut être installée de telle sorte qu'une distance de 20cm peut être maintenue entre l'antenne et les utilisateurs. Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: "Contient des IC: 10224A-2020RM502Q".

### **Manual Information to the End User**

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

### Manuel d'information à l'utilisateur final

L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module.

Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.