









- 1) Connect the HSIC_DVDD1P2 to 1.2V.
- 2) Connect the HSIC_DGND pins to GROUND.
- 3) Leave the HSIC_DATA, HSIC_STROBE, and HSIC_COMP pins floating.


- 1) Connect the USB power and ground pins as shown above.
- 2) Leave the USB RREF, USB20H CTL1, USB20H DP, and USB20H DM pins floating.

Route each of these traces on the top layer only - no vias!
Each is a 50ohm microstrip.
Keep each trace at least 20mils away from any other copper on the top layer.
Max trace length is 10cm (3.94 inches) maximum. Less than 5cm (1.97 inches) is best.
Maximum capacitance to ground: 15pF
Maximum skew between DATA and STROBE: 15ps = 100mils. Less than +/-50mils is best.


File				
Size	Document Number			Rev
Custom	Flash, USB, HSIC			1.0
Date:	Wednesday, April 25, 2012	Sheet	6 of 18	




Place the RC filters very close to the RF switch.




Place the RC filters very close to the RF switch.







NOTE: 53125 has an absolute maximum limit of 1.26V on it's 1.2V pins.




LED Functions
1G Link/Activity
100M Link/Activity
10M Link/Activity
Duplex (not used)

* = Strapping option set at default with no option to change.





Title			
Size C	Document Number 53125 GigE Switch		Rev 1.0
Date:	Wednesday, April 25, 2012	Sheet 8 of 18	



Connections from C223 to R96 & R97 needs to be a "star-point". Place the 0.1uF caps right at the 43236 pins.

Connections from C248 to R103 & R105 needs to be a "star-point". Place the 0.1uF caps right at the 43236 pins.

Place the 100pF caps right at pins 29 & 38.



NOTE: Keep the 43236 GPAIO trace as short as possible.

GPIO[7:6] Strapping Options:
Set to boot from ROM. If serial flash is present and programmed, 43236 will boot from serial flash.
A standard 4.7K pullup will not be able to overpower the R174/Q6 load on page 14 so a strong external pullup is needed to assure a "1" is read for the strapping option when "Boot from ROM" is set.

43236 Strapping Option Pin	Function	Setting	Default Pull
CORE1_ANT0_TX	0 = Serial Flash NOT present [default] 1 = Serial Flash present	0	PD
CORE0_ANT0_RX	0 = Serial Flash Type is ST Micro [default] 1 = Serial Flash Type is Atmel	0*	PD
CORE0_ANT1_TX	0 = HSIC mode (board setting) 1 = USB 2.0 PHY mode [default]	0	PU
CORE0_ANT1_RX	0 = backplane at 96 (98.4) MHz 1 = backplane at 120 (123) MHz [default]	1	PU
CORE0_ANT0_TX	0 = Do not use OTP for configuration (setting) 1 = Use OTP for configuration [default]	0	PU
GPIO[7:6] LNA_5G_PU_1/ LNA_5G_PU_0	00 = boot from RAM, ARM held in reset 01 = boot from ROM [default] 10 = Reserved 11 = Reserved	01	none

* = Strapping option set at the default with no option to change.

