

Layer	Name	Material	Thickness	Constant	Board Layer	Stack
1	Top Overlay					
2	Top Solder	Solder Resist	0.012m	3.5		
3	Top Layer	Copper				
4	Dielectric1	FR4 0.2mm 35/35 copper	0.200m	4.2		
5	Pre-Copper 2	Copper				
6	Dielectric2	FR4 0.22mm	0.220m	4.2		
7	Pre-Copper 2	Copper				
8	Dielectric3	FR4 0.2mm 35/35 copper	0.200m	4.2		
9	Signal Layer 1					
10	Dielectric 4	FR4 0.22mm	0.220m	4.2		
11	Signal Layer 2	Copper				
12	Dielectric 5	FR4 0.2mm 35/35	0.200m	4.2		
13	Bottom Layer		0.03mm			
14	Bottom Solder	Solder Resist	0.012mm	3.5		
15	Bottom Overlay					

Supplementary Note:
This board is forced creating a 4 layer board and then bonding bottom core and bottom fabricated 4 layer board.
This process will create a 5 layer structure with 5 Cu layers and two drill hole pairs. The bottom core is drilled, plated to 0.5 Oz Cu as required.
The bottom core and Cu are then bonded and drilled. Plated through holes should then be plated to 0.5 Oz Cu (for the drill hole pairs between top and bottom layers). So Silkscreen and chemical finishing should be completed as final processing steps.

Note: board will go through (2) 100 0.5 Oz plating processes.
Top & Bottom Layers: finished copper weight 35um +plating=60u

[illegible]

- CONFIDENTIAL -
THIS DRAWING CONTAINS PROPRIETARY INFORMATION
WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY
PURPOSE WHATSOEVER OR USED FOR MANUFACTURING
PURPOSES WITHOUT PRIOR WRITTEN PERMISSION
FROM THE FUTURE ELECTRONICS CORPORATION.

 		Future Electronics – System Future House The Glanty, Egham, Surrey, United Kingdom TW20 9AH	
Engineering Technology Centre		Project # Enersys RF Module	
Designed by Yves Francoise		Title 6LA19470C	
Checked by David Woodcock		Site C DNG No: 6LA19470C	
Drawn by Yves Francoise		Date 19/04/2022	
Approved by David Woodcock		Sheet 1 of 1	