

Layer	Name	Material	Thickness	Constant	Board L	Layer	Stack
1	Top Overlay						
2	Solder	Solder Resist	0.012in	3.5			
3	Top Layer	Copper	0.031in				
4	Pre-Layer 1	Pt4 0.3in/35/35 copper	0.031in				
5	Pre-Layer 1	Copper	0.031in	4.2			
6	Dielectric2	Pt4 0.22in	0.220in	4.2			
7	Pre-Layer 2	Copper	0.031in				
8	Dielectric3	Pt4 0.3in/35/35 copper	0.031in				
9	Signal Layer 1	Copper	0.031in	4.2			
10	Dielectric 4	Pt4 0.22in	0.220in	4.2			
11	Signal Layer 2	Copper	0.031in	4.2			
12	Dielectric 5	Pt4 0.3in/35/35	0.200in	4.2			
13	Bottom Layer	Copper	0.031in				
14	Bottom Solder	Solder Resist	0.012in	3.5			
15	Bottom Overlay						

Supplementary Note:
This board is formed creating a 4 layer board and then bonding bottom core and bottom prepreg to the 4 layer board.
This process will create a 5 layer structure with 5 Oz Cu layers and two drill hole pairs. Both the top and bottom 5 Oz Cu layers are drilled. Plating to 0.5 Oz Cu is required. Bottom core and Cu are then bonded and drilled. Plated through holes should then be plated to 0.5 Oz Cu (for the drill hole pairs between top and bottom layers). So silkscreen and chemical finishing should be completed as final processing steps.

NOTES (UNLESS OTHERWISE SPECIFIED)

L. BOWD SPEEDS - BOWD SHALL BE MANUFACTURED TO MEET ALL SPEEDS DEFINED UNDER ZPC-W-600 (LATEST REVISION)

2. BASE MATERIAL - FR4 High Tg ☐ Retail Core ☐ Other ☐ _____
- Tg for LAYUP and PRESS SHALL BE GREATER THAN OR EQ. TO 175°C

3. COPPER FOIL WEIGHT - SEE TABLE FOR STOCK-UP DETAIL

Note: board will go through (2) top 0.5 Oz plating processes.
Top & Bottom Layers: finished copper weight 35um +plating=60um

4. PLATING + G. 5oz ☐ G. 75oz ☐ 1oz ☐ Other ☐

8. F2012N - WSL Right ☐ WSL ☐ Generation Solver ☐ In ☐
Other ☐ _____

6. SOLDER PWRK - APPLY SOLDER PWRK AS PER SPECIFIED IPC-SH-640 ON PCB OVE

7. SOLSCREEN - LFC - APPLY EPOXY BASED ZINC

WHITE ☐ BLACK ☐ DRAW ☐ _____

B. ELECTRICAL TEST = 100% IPC-D-3858B

- ALL HOLES LOCATION TOLERANCES ARE TO BE +/- .002 IN REF.

11. GEMBOX FILES - SUPPLIED GEMBOX FILES MUST NOT BE MODIFIED WITHOUT PRIOR

12. TOOLING HOLES - NO HOLES SHALL BE PERMITTED WITHIN THE BOND AREA, EXCEPT

14. REEXISTATION - REEXISTATION OF PATTERNS TO BE WITHIN +/- .006 LOCATION OF
RE-EXISTENCE PLATE.

- CONFIDENTIAL -

THIS DRAWING CONTAINS PROPRIETARY INFORMATION
WHICH MAY NOT BE DISCLOSED TO OTHERS FOR ANY
PURPOSE WHATSOEVER OR USED FOR MANUFACTURING

PURPOSES WITHOUT PRIOR WRITTEN PERMISSION
FROM THE FUTURE ELECTRONICS CORPORATION.



AEG
Engineering Tomorrow's Kitchens

Future Electronics – System
Future House
The Glarity, Egham, Surrey, United Kingdom
TW20 9AH

Designed by Yves Franco	Drawn by Yves Franco
----------------------------	-------------------------

Part No.	6LA19470C
Rev. C	Rev. No. 6LA19470C

Checked by: David Woodcock	Approved by: David Woodcock
-------------------------------	--------------------------------

Date	19/04/2022	Sheet
------	------------	-------