

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																		A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	EVENTS_BCMATCH			Bit counter reached bit count value																													
					Bit counter value is specified in the RADIO.BCC register																													
		NotGenerated	0		Event not generated																													
		Generated	1		Event generated																													

### 6.18.15.23 EVENTS\_CRCOK

Address offset: 0x130

Packet received with CRC ok

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																				A		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field		Value ID	Value		Description																																
A	RW		EVENTS_CRCOK				Packet received with CRC ok																															
			NotGenerated		0		Event not generated																															
			Generated		1		Event generated																															

### 6.18.15.24 EVENTS\_CRCERROR

Address offset: 0x134

Packet received with CRC error

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																							A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce	Field	Value	ID	Value	Description																																	
A	RW	EVENTS_CRCERROR				Packet received with CRC error																																	
			NotGenerated	0	Event not generated																																		
			Generated	1	Event generated																																		

### 6.18.15.25 EVENTS\_FRAMESTART

Address offset: 0x138

IEEE 802.15.4 length field received

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_FRAMESTART		IEEE 802.15.4 length field received																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.18.15.26 EVENTS\_EDEND

Address offset: 0x13C

Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_EDEND				Sampling of energy detection complete. A new ED sample is ready for readout from the RADIO.EDSAMPLE register																															
			NotGenerated	0	Event not generated																																
			Generated	1	Event generated																																

### 6.18.15.27 EVENTS\_EDSTOPPED

Address offset: 0x140

The sampling of energy detection has stopped

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	EVENTS_EDSTOPPED			The sampling of energy detection has stopped																													
		NotGenerated	0		Event not generated																													
		Generated	1		Event generated																													

### 6.18.15.28 EVENTS\_CCAIDLE

Address offset: 0x144

Wireless medium in idle - clear to send

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID			A																																				
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce Field	Value ID	Value		Description																																		
A	RW	EVENTS_CCAIDLE			Wireless medium in idle - clear to send																																		
		NotGenerated	0		Event not generated																																		
		Generated	1		Event generated																																		

### 6.18.15.29 EVENTS\_CCABUSY

Address offset: 0x148

Wireless medium busy - do not send

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value		Description																													
A	RW	EVENTS_CCABUSY			Wireless medium busy - do not send																													
		NotGenerated	0		Event not generated																													
		Generated	1		Event generated																													

### 6.18.15.30 EVENTS\_CCSTOPPED

Address offset: 0x14C

The CCA has stopped

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A	
Reset 0x00000000		0 0	
ID	Access Field	Value ID	Description
A	RW	EVENTS_CCSTOPPED	
		The CCA has stopped	
		NotGenerated	0
		Generated	1
			Event not generated
			Event generated

### 6.18.15.31 EVENTS\_RATEBOOST

Address offset: 0x150

Ble\_LR CI field received, receive mode is changed from Ble\_LR125Kbit to Ble\_LR500Kbit.

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A	
Reset 0x00000000		0 0	
ID	Access Field	Value ID	Description
A	RW	EVENTS_RATEBOOST	
		Ble_LR CI field received, receive mode is changed from	
		Ble_LR125Kbit to Ble_LR500Kbit.	
		NotGenerated	0
		Generated	1
			Event not generated
			Event generated

### 6.18.15.32 EVENTS\_TXREADY

Address offset: 0x154

RADIO has ramped up and is ready to be started TX path

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A	
Reset 0x00000000		0 0	
ID	Access Field	Value ID	Description
A	RW	EVENTS_TXREADY	
		RADIO has ramped up and is ready to be started TX path	
		NotGenerated	0
		Generated	1
			Event not generated
			Event generated

### 6.18.15.33 EVENTS\_RXREADY

Address offset: 0x158

RADIO has ramped up and is ready to be started RX path

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_RXREADY		RADIO has ramped up and is ready to be started RX path																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

#### 6.18.15.34 EVENTS\_MHRMATCH

Address offset: 0x15C

MAC header match found

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_MHRMATCH		MAC header match found																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

#### 6.18.15.35 EVENTS\_SYNC

Address offset: 0x168

Preamble indicator

A possible preamble has been received in Ble\_LR125Kbit, Ble\_LR500Kbit or leee802154\_250Kbit modes during an RX transaction. False triggering of the event is possible.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_SYNC				Preamble indicator																															
						A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit or leee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.																															
			NotGenerated	0		Event not generated																															
			Generated	1		Event generated																															

#### 6.18.15.36 EVENTS\_PHYEND

Address offset: 0x16C

Generated when last bit is sent on air, or received from air

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_PHYEND		Generated when last bit is sent on air, or received from air																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.18.15.37 EVENTS\_CTEPRESENT

Address offset: 0x170

CTE is present (early warning right after receiving CTEInfo byte)

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																				A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value																																Description
A	RW	EVENTS_CTEPRESENT																																			CTE is present (early warning right after receiving CTEInfo byte)
			NotGenerated	0																																	Event not generated
			Generated	1																																	Event generated

### 6.18.15.38 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																													
ID														U										T	S	R	Q	P	O	N	M	L	K						H	G	F	E	D	C	B	A																		
Reset 0x00000000				0																															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																																																										
A	RW	READY_START				Shortcut between event <b>READY</b> and task <b>START</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
B	RW	END_DISABLE				Shortcut between event <b>END</b> and task <b>DISABLE</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
C	RW	DISABLED_TXEN				Shortcut between event <b>DISABLED</b> and task <b>TXEN</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
D	RW	DISABLED_RXEN				Shortcut between event <b>DISABLED</b> and task <b>RXEN</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
E	RW	ADDRESS_RSSISTART				Shortcut between event <b>ADDRESS</b> and task <b>RSSISTART</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
F	RW	END_START				Shortcut between event <b>END</b> and task <b>START</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
G	RW	ADDRESS_BCSTART				Shortcut between event <b>ADDRESS</b> and task <b>BCSTART</b>																																																										
			Disabled	0	Disable shortcut																																																											
			Enabled	1	Enable shortcut																																																											
H	RW	DISABLED_RSSISTOP				Shortcut between event <b>DISABLED</b> and task <b>RSSISTOP</b>																																																										

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			U T S R Q P O N M L K H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
			Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">RXREADY</a> and task <a href="#">CCASTART</a>																															
K	RW	RXREADY_CCASTART	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">CCAIDLE</a> and task <a href="#">TXEN</a>																															
L	RW	CCAIDLE_TXEN	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">CCABUSY</a> and task <a href="#">DISABLE</a>																															
M	RW	CCABUSY_DISABLE	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">FRAMESTART</a> and task <a href="#">BCSTART</a>																															
N	RW	FRAMESTART_BCSTART	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">READY</a> and task <a href="#">EDSTART</a>																															
O	RW	READY_EDSTART	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">EDEND</a> and task <a href="#">DISABLE</a>																															
P	RW	EDEND_DISABLE	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">CCAIDLE</a> and task <a href="#">STOP</a>																															
Q	RW	CCAIDLE_STOP	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">TXREADY</a> and task <a href="#">START</a>																															
R	RW	TXREADY_START	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">RXREADY</a> and task <a href="#">START</a>																															
S	RW	RXREADY_START	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">PHYEND</a> and task <a href="#">DISABLE</a>																															
T	RW	PHYEND_DISABLE	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
			Shortcut between event <a href="#">PHYEND</a> and task <a href="#">START</a>																															
U	RW	PHYEND_START	Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													

### 6.18.15.39 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			a Z Y V U T S R Q P O N M L K I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW READY			Write '1' to enable interrupt for event <span>READY</span>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			a Z Y V U T S R Q P O N M L K I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
B	RW ADDRESS			Write '1' to enable interrupt for event <a href="#">ADDRESS</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
C	RW PAYLOAD			Write '1' to enable interrupt for event <a href="#">PAYLOAD</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
D	RW END			Write '1' to enable interrupt for event <a href="#">END</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
E	RW DISABLED			Write '1' to enable interrupt for event <a href="#">DISABLED</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
F	RW DEVMATCH			Write '1' to enable interrupt for event <a href="#">DEVMATCH</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
G	RW DEVMISS			Write '1' to enable interrupt for event <a href="#">DEVMISS</a>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
H	RW RSSIEND			Write '1' to enable interrupt for event <a href="#">RSSIEND</a>																														
				A new RSSI sample is ready for readout from the RADIO.RSSISAMPLE register																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
I	RW BCMATCH			Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">BCMATCH</a>																														
		Disabled	0	Bit counter value is specified in the RADIO.BCC register																														
		Enabled	1	Enable																														
K	RW CRCOK			Read: Disabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CRCOK</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
L	RW CRCERROR			Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CRCERROR</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
M	RW FRAMESTART			Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">FRAMESTART</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
N	RW EDEND			Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">EDEND</a>																														
		Disabled	0	Enable																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			a Z Y V U T S R Q P O N M L K I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
O	RW EDSTOPPED	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">EDSTOPPED</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
P	RW CCAIDLE	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CCAIDLE</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
Q	RW CCABUSY	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CCABUSY</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
R	RW CCASTOPPED	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CCASTOPPED</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
S	RW RATEBOOST	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">RATEBOOST</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
T	RW TXREADY	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">TXREADY</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
U	RW RXREADY	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">RXREADY</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
V	RW MHRMATCH	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">MHRMATCH</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
Y	RW SYNC	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">SYNC</a>																														
		Disabled	0	A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit or leee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.																														
		Enabled	1	Enable																														
Z	RW PHYEND	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">PHYEND</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														
a	RW CTEPRESENT	Enabled	1	Read: Enabled																														
		Set	1	Write '1' to enable interrupt for event <a href="#">CTEPRESENT</a>																														
		Disabled	0	Enable																														
		Enabled	1	Read: Disabled																														

Address offset: 0x308

[illegible]

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			a Z Y V U T S R Q P O N M L K I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
M	RW FRAMESTART			Write '1' to disable interrupt for event <a href="#">FRAMESTART</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
N	RW EDEND			Write '1' to disable interrupt for event <a href="#">EDEND</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
O	RW EDSTOPPED			Write '1' to disable interrupt for event <a href="#">EDSTOPPED</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
P	RW CCAIDLE			Write '1' to disable interrupt for event <a href="#">CCAIDLE</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
Q	RW CCABUSY			Write '1' to disable interrupt for event <a href="#">CCABUSY</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
R	RW CCASTOPPED			Write '1' to disable interrupt for event <a href="#">CCASTOPPED</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
S	RW RATEBOOST			Write '1' to disable interrupt for event <a href="#">RATEBOOST</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
T	RW TXREADY			Write '1' to disable interrupt for event <a href="#">TXREADY</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
U	RW RXREADY			Write '1' to disable interrupt for event <a href="#">RXREADY</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
V	RW MHRMATCH			Write '1' to disable interrupt for event <a href="#">MHRMATCH</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
Y	RW SYNC			Write '1' to disable interrupt for event <a href="#">SYNC</a>																														
				A possible preamble has been received in Ble_LR125Kbit, Ble_LR500Kbit or leee802154_250Kbit modes during an RX transaction. False triggering of the event is possible.																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID									a	Z	Y					V	U	T	S	R	Q	P	O	N	M	L	K	I				H	G	F	E	D	C	B	A
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value	ID	Value		Description																																
Z	RW PHYEND						Write '1' to disable interrupt for event PHYEND																																
			Clear		1		Disable																																
			Disabled		0		Read: Disabled																																
			Enabled		1		Read: Enabled																																
a	RW CTEPRESENT						Write '1' to disable interrupt for event CTEPRESENT																																
			Clear		1		Disable																																
			Disabled		0		Read: Disabled																																
			Enabled		1		Read: Enabled																																

#### 6.18.15.41 CRCSTATUS

Address offset: 0x400

CRC status

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	R	CRCSTATUS				CRC status of packet received																												
		CRCErr	0			Packet received with CRC error																												
		CRCOk	1			Packet received with CRC ok																												

#### 6.18.15.42 RXMATCH

Address offset: 0x408

Received address

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value		ID	Value		Description																										
A	R	RXMATCH						Received address																										
								Logical address of which previous packet was received																										

### 6.18.15.43 RXCRC

Address offset: 0x40C

CRC field of previously received packet

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value				Description																																				
A	R	RXCRC						CRC field of previously received packet																																					
								CRC field of previously received packet																																					

### 6.18.15.44 DAI

Address offset: 0x410

Device address match index

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value ID	Value	Description																														
A	R	DAI			Device address match index																														
					Index (n) of device address, see DAB[n] and DAP[n], that got an address match																														

### 6.18.15.45 PDUSTAT

Address offset: 0x414

Payload status

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B B A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value ID	Value	Description																														
A	R	PDUSTAT			Status on payload length vs. PCNF1.MAXLEN																														
			LessThan	0	Payload less than PCNF1.MAXLEN																														
			GreaterThan	1	Payload greater than PCNF1.MAXLEN																														
B	R	CISTAT			Status on what rate packet is received with in Long Range																														
			LR125kbit	0	Frame is received at 125 kbps																														
			LR500kbit	1	Frame is received at 500 kbps																														

### 6.18.15.46 CTESTATUS

Address offset: 0x44C

CTEInfo parsed from received packet

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				C C B A A A A A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value ID	Value	Description																														
A	R	CTETIME			CTETime parsed from packet																														
B	R	RFU			RFU parsed from packet																														
C	R	CTETYPE			CTEType parsed from packet																														

### 6.18.15.47 DFESTATUS

Address offset: 0x458

DFE status information

#### 6.18.15.48 PACKETPTR

Packet pointer

#### 6.18.15.49 FREQUENCY

Frequency

4452 021 v1.3

### 6.18.15.50 TXPOWER

Address offset: 0x50C

Output power

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

Deprecated

### 6.18.15.51 MODE

Address offset: 0x510

Data rate and modulation

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	MODE		Radio data rate and modulation setting. The radio supports frequency-shift keying (FSK) modulation.																														
		Nrf_1Mbit	0	1 Mbps Nordic proprietary radio mode																														
		Nrf_2Mbit	1	2 Mbps Nordic proprietary radio mode																														
		Ble_1Mbit	3	1 Mbps BLE																														
		Ble_2Mbit	4	2 Mbps BLE																														
		Ble_LR125Kbit	5	Long range 125 kbps TX, 125 kbps and 500 kbps RX																														
		Ble_LR500Kbit	6	Long range 500 kbps TX, 125 kbps and 500 kbps RX																														
		Ieee802154_250Kbit	15	IEEE 802.15.4-2006 250 kbps																														

### 6.18.15.52 PCNF0

Address offset: 0x514

Packet configuration register 0

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			J		J		I		H		H		G		G		F		E		E		E		E		C		A		A		A	
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	LFLEN				Length on air of LENGTH field in number of bits.																												
C	RW	SOLEN				Length on air of S0 field in number of bytes.																												
E	RW	S1LEN				Length on air of S1 field in number of bits.																												
F	RW	S1INCL				Include or exclude S1 field in RAM																												
			Automatic	0	Include S1 field in RAM only if S1LEN > 0																													
			Include	1	Always include S1 field in RAM independent of S1LEN																													
G	RW	CILEN				Length of code indicator - long range																												
H	RW	PLEN				Length of preamble on air. Decision point: TASKS_START task																												
			8bit	0	8-bit preamble																													
			16bit	1	16-bit preamble																													
			32bitZero	2	32-bit zero preamble - used for IEEE 802.15.4																													
			LongRange	3	Preamble - used for BLE long range																													
I	RW	CRCINC				Indicates if LENGTH field contains CRC or not																												
			Exclude	0	LENGTH does not contain CRC																													
			Include	1	LENGTH includes CRC																													
J	RW	TERMLEN				Length of TERM field in Long Range operation																												

### 6.18.15.53 PCNF1

Address offset: 0x518

Packet configuration register 1

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			E D																C C C B B B B B B A A A A A A A															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW MAXLEN		[0..255]	Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN.																														
B	RW STATLEN		[0..255]	Static length in number of bytes  The static length parameter is added to the total length of the payload when sending and receiving packets, e.g. if the static length is set to N the radio will receive or send N bytes more than what is defined in the LENGTH field of the packet.																														
C	RW BALEN		[2..4]	Base address length in number of bytes  The address field is composed of the base address and the one byte long address prefix, e.g. set BALEN=2 to get a total address of 3 bytes.																														
D	RW ENDIAN			On-air endianness of packet, this applies to the S0, LENGTH, S1, and the PAYLOAD fields.																														
		Little	0	Least significant bit on air first																														
		Big	1	Most significant bit on air first																														
E	RW WHITEEN			Enable or disable packet whitening																														
		Disabled	0	Disable																														
		Enabled	1	Enable																														

### 6.18.15.54 BASE0

Address offset: 0x51C

Base address 0

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value					Description																																		
A	RW	BASE0							Base address 0																																			

### 6.18.15.55 BASE1

Address offset: 0x520

Base address 1

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value					Description																																		
A	RW	BASE1							Base address 1																																			

### 6.18.15.56 PREFIX0

Address offset: 0x524

Prefixes bytes for logical addresses 0-3

Bit number								31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID								D	D	D	D	D	D	D	D	C	C	C	C	C	C	C	B	B	B	B	B	B	B	B	B	B	A	A	A	A	A	A	A	
Reset 0x00000000								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value				Description																															
A-D	RW	AP[i] (i=0..3)						Address prefix i.																																

### 6.18.15.57 PREFIX1

Address offset: 0x528

Prefixes bytes for logical addresses 4-7

Bit number								31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID								D	D	D	D	D	D	D	D	C	C	C	C	C	C	C	B	B	B	B	B	B	B	B	B	A	A	A	A	A	A	A	A	
Reset 0x00000000								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																	
A-D	RW	AP[i] (i=4..7)				Address prefix i.																																		

### 6.18.15.58 TXADDRESS

Address offset: 0x52C

Transmit address select

### 6.18.15.59 RXADDRESSES

Receive address select

#### 6.18.15.60 CRCCNF

## CRC configuration

**Note:** For MODE Ble\_LR125Kbit and Ble\_LR500Kbit, only LEN set to 3 is supported

### 6.18.15.61 CRCPOLY

CRC polynomial

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID		A A																															
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

ID	Acce Field	Value ID	Value	Description
A	RW	CRCPOLY		<p>CRC polynomial</p> <p>Each term in the CRC polynomial is mapped to a bit in this register which index corresponds to the term's exponent. The least significant term/bit is hardwired internally to 1, and bit number 0 of the register content is ignored by the hardware. The following example is for an 8 bit CRC polynomial: <math>x^8 + x^7 + x^3 + x^2 + 1 = 1\ 1000\ 1101</math>.</p>

### 6.18.15.62 CRCINIT

Address offset: 0x53C

CRC initial value

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A A																															

ID	Acce Field	Value ID	Value	Description
A	RW	CRCINIT		<p>CRC initial value</p> <p>Initial value for CRC calculation</p>

### 6.18.15.63 TIFS

Address offset: 0x544

Interframe spacing in  $\mu$ s

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ID																														A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field			Value ID			Value			Description																																							

ID	Acce Field	Value ID	Value	Description
A	RW	TIFS		<p>Interframe spacing in <math>\mu</math>s</p> <p>Interframe space is the time interval between two consecutive packets. It is defined as the time, in microseconds, from the end of the last bit of the previous packet to the start of the first bit of the subsequent packet.</p>

### 6.18.15.64 RSSISAMPLE

Address offset: 0x548

RSSI sample

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																												A	A	A	A	A	A	A				
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce	Field	Value	ID	Value			Description																														
A	R	RSSISAMPLE			[0..127]			RSSI sample																														
							RSSI sample result. The value of this register is read as a positive value while the actual received signal strength is a negative value. Actual received signal strength is therefore as follows: received signal strength = -A dBm																															

### 6.18.15.65 STATE

Address offset: 0x550

Current radio state

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																	A	A	A	A		
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value	Description																																		
A	R	STATE		Current radio state																																		
		Disabled	0	RADIO is in the Disabled state																																		
		RxRu	1	RADIO is in the RXRU state																																		
		RxIdle	2	RADIO is in the RXIDLE state																																		
		Rx	3	RADIO is in the RX state																																		
		RxDisable	4	RADIO is in the RXDISABLED state																																		
		TxRu	9	RADIO is in the TXRU state																																		
		TxIdle	10	RADIO is in the TXIDLE state																																		
		Tx	11	RADIO is in the TX state																																		
		TxDisable	12	RADIO is in the TXDISABLED state																																		

### 6.18.15.66 DATAWHITEIV

Address offset: 0x554

Data whitening initial value

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																												A	A	A	A	A	A	A	
Reset 0x00000040				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
ID	Acce Field	Value ID		Value				Description																											
A	RW	DATAWHITEIV						Data whitening initial value. Bit 6 is hardwired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'.  Bit 0 corresponds to Position 6 of the LSFR, Bit 1 to Position 5, etc.																											

### 6.18.15.67 BCC

Address offset: 0x560

Bit counter compare

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value				Description																																	
A	RW BCC								Bit counter compare																																	
										Bit counter compare register																																

#### 6.18.15.68 DAB[n] (n=0..7)

Address offset: 0x600 + (n × 0x4)

Device address base segment n

Bit number									31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID									A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000									0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value				Description																																
A	RW DAB								Device address base segment n																																

#### 6.18.15.69 DAP[n] (n=0..7)

Address offset: 0x620 + (n × 0x4)

Device address prefix n

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

#### 6.18.15.70 DACNF

Address offset: 0x640

Device address match configuration

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A-H	RW	ENA[i] (i=0..7)		Enable or disable device address matching using device address i																															
		Disabled	0	Disabled																															
		Enabled	1	Enabled																															
I-P	RW	TXADD[i] (i=0..7)		TxAdd for device address i																															

#### 6.18.15.71 MHRMATCHCONF

Address offset: 0x644

Search pattern configuration

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	RW	MHRMATCHCONF						Search pattern configuration																											

### 6.18.15.72 MHRMATCHMAS

Address offset: 0x648

Pattern mask

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value				Description																											
A	RW	MHRMATCHMAS					Pattern mask																											

### 6.18.15.73 MODECNF0

Address offset: 0x650

Radio mode configuration register 0

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																	
ID	C C A																																	
Reset 0x00000200			0 1 0 0 0 0 0 0 0 0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW RU			Radio ramp-up time																														
		Default	0	Default ramp-up time (tRXEN and tTXEN), compatible with firmware written for nRF51																														
		Fast	1	Fast ramp-up (tRXEN,FAST and tTXEN,FAST), see electrical specification for more information																														
				When enabled, TIFS is not enforced by hardware and software needs to control when to turn on the Radio.																														
C	RW DTX			Default TX value																														
				Specifies what the RADIO will transmit when it is not started, i.e. between:																														
				RADIO.EVENTS_READY and RADIO.TASKS_START																														
				RADIO.EVENTS_END and RADIO.TASKS_START																														
				RADIO.EVENTS_END and RADIO.EVENTS_DISABLED																														
				<div><b>Note:</b> For IEEE 802.15.4 250 kbps mode only Center is a valid setting</div> <div><b>Note:</b> For Bluetooth Low Energy Long Range mode only Center is a valid setting</div>																														
	B1	0	Transmit '1'																															
	B0	1	Transmit '0'																															

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																											C	C				A		
Reset 0x00000200			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
		Center	2		Transmit center frequency																													
					When tuning the crystal for center frequency, the RADIO must be set in DTX = Center mode to be able to achieve the expected accuracy																													

### 6.18.15.74 SFD

Address offset: 0x660

IEEE 802.15.4 start of frame delimiter

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												A	A	A	A	A	A	A	A	
Reset 0x000000A7				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	1	1
ID	Acce	Field	Value	ID	Value		Description																													
A	RW	SFD					IEEE 802.15.4 start of frame delimiter																													

### 6.18.15.75 EDCNT

Address offset: 0x664

IEEE 802.15.4 energy detect loop count

Number of iterations to perform an ED scan. If set to 0 one scan is performed, otherwise the specified number + 1 of ED scans will be performed and the max ED value tracked in EDSAMPLE.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value		Description																													
A	RW	EDCNT				IEEE 802.15.4 energy detect loop count																													

### 6.18.15.76 EDSAMPLE

Address offset: 0x668

IEEE 802.15.4 energy detect level

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																														A										A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field			Value ID			Value			Description																																				
A	R	EDLVL			[0..127]			IEEE 802.15.4 energy detect level																																						

Register value must be converted to IEEE 802.15.4 range by an 8-bit saturating multiplication by factor ED\_RSSISCALE, as shown in the code example for ED sampling

### 6.18.15.77 CCACTRL

Address offset: 0x66C

IEEE 802.15.4 clear channel assessment control

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D D D D D D D D C C C C C C C C B B B B B B B B A A A																															
Reset 0x052D0000			0 0 0 0 0 1 0 1 0 0 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																															
ID	Acce	Field	Value ID	Value	Description																													
A	RW	CCAMODE			CCA mode of operation																													
			EdMode	0	Energy above threshold																													
					Will report busy whenever energy is detected above CCAEDTHRES																													
			CarrierMode	1	Carrier seen																													
					Will report busy whenever compliant IEEE 802.15.4 signal is seen																													
			CarrierAndEdMode	2	Energy above threshold AND carrier seen																													
			CarrierOrEdMode	3	Energy above threshold OR carrier seen																													
			EdModeTest1	4	Energy above threshold test mode that will abort when first ED measurement over threshold is seen. No averaging.																													
B	RW	CCAEDTHRES			CCA energy busy threshold. Used in all the CCA modes except CarrierMode.																													
					Must be converted from IEEE 802.15.4 range by dividing by factor ED_RSSISCALE - similar to EDSAMPLE register																													
C	RW	CCACORRTHRES			CCA correlator busy threshold. Only relevant to CarrierMode, CarrierAndEdMode, and CarrierOrEdMode.																													
D	RW	CCACORRCNT			Limit for occurrences above CCACORRTHRES. When not equal to zero the correlator based signal detect is enabled.																													

### 6.18.15.78 DFEMODE

Address offset: 0x900

Whether to use Angle-of-Arrival (AOA) or Angle-of-Departure (AOD)

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																																			
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	DFEOPMODE		Direction finding operation mode																															
		Disabled	0	Direction finding mode disabled																															
		AoD	2	Direction finding mode set to AoD																															
		AoA	3	Direction finding mode set to AoA																															

### 6.18.15.79 CTEINLINECONF

Address offset: 0x904

Configuration for CTE inline mode

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			I I I I I I I I H H H H H H H H G G G F F F F E E C B A																															
Reset 0x00002800			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	CTEINLINECTRLN		Enable parsing of CTEInfo from received packet in BLE modes																														
		Enabled	1	Parsing of CTEInfo is enabled																														
		Disabled	0	Parsing of CTEInfo is disabled																														
B	RW	CTEINFOINS1		CTEInfo is S1 byte or not																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			I I I I I I I I H H H H H H H H G G G F F F E E C B A																															
Reset 0x00002800			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0																															
ID	Acce	Field	Value ID	Value	Description																													
			InS1	1	CTEInfo is in S1 byte (data PDU)																													
			NotInS1	0	CTEInfo is NOT in S1 byte (advertising PDU)																													
C	RW	CTEERRORHANDLING			Sampling/switching if CRC is not OK																													
			Yes	1	Sampling and antenna switching also when CRC is not OK																													
			No	0	No sampling and antenna switching when CRC is not OK																													
E	RW	CTETIMEVALIDRANGE			Max range of CTETime																													
					<div>Note: Valid range is 2-20 in BLE core spec. If larger than 20, it can be an indication of an error in the received packet.</div>																													
			20	0	20 in 8us unit (default)																													
					Set to 20 if parsed CTETime is larger han 20																													
			31	1	31 in 8us unit																													
			63	2	63 in 8us unit																													
F	RW	CTEINLINERXMODE1US			Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set																													
					When the device is in AoD mode, this is used when the received CTEType is "AoD 1 us". When in AoA mode, this is used when TSWITCHSPACING is 2 us.																													
			4us	1	4us																													
			2us	2	2us																													
			1us	3	1us																													
			500ns	4	0.5us																													
			250ns	5	0.25us																													
			125ns	6	0.125us																													
G	RW	CTEINLINERXMODE2US			Spacing between samples for the samples in the SWITCHING period when CTEINLINEMODE is set																													
					When the device is in AoD mode, this is used when the received CTEType is "AoD 2 us". When in AoA mode, this is used when TSWITCHSPACING is 4 us.																													
			4us	1	4us																													
			2us	2	2us																													
			1us	3	1us																													
			500ns	4	0.5us																													
			250ns	5	0.25us																													
			125ns	6	0.125us																													
H	RW	S0CONF			S0 bit pattern to match																													
					The least significant bit always corresponds to the first bit of S0 received.																													
I	RW	S0MASK			S0 bit mask to set which bit to match																													
					The least significant bit always corresponds to the first bit of S0 received.																													

## 6.18.15.80 DFCTRL1

Address offset: 0x910

Various configuration for Direction finding

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			I I I I H H H H G G G F E E E C C C B A A A A A A																															
Reset 0x00023282			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 0 0 0 1 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	NUMBEROF8US		Length of the AoA/AoD procedure in number of 8 us units																														
				Always used in TX mode, but in RX mode only when CTEINLINECTRLLEN is 0																														
B	RW	DFEINEXTENSION		Add CTE extension and do antenna switching/sampling in this extension																														
		CRC	1	AoA/AoD procedure triggered at end of CRC																														
		Payload	0	Antenna switching/sampling is done in the packet payload																														
C	RW	TSWITCHSPACING		Interval between every time the antenna is changed in the SWITCHING state																														
		4us	1	4us																														
		2us	2	2us																														
		1us	3	1us																														
E	RW	TSAMPLESPACINGREF		Interval between samples in the REFERENCE period																														
		4us	1	4us																														
		2us	2	2us																														
		1us	3	1us																														
		500ns	4	0.5us																														
		250ns	5	0.25us																														
		125ns	6	0.125us																														
F	RW	SAMPLETYPE		Whether to sample I/Q or magnitude/phase																														
		IQ	0	Complex samples in I and Q																														
		MagPhase	1	Complex samples as magnitude and phase																														
G	RW	TSAMPLESPACING		Interval between samples in the SWITCHING period when CTEINLINECTRLLEN is 0																														
				<b>Note:</b> Not used when CTEINLINECTRLLEN is set. Then either CTEINLINERXMODE1US or CTEINLINERXMODE2US are used.																														
		4us	1	4us																														
		2us	2	2us																														
		1us	3	1us																														
		500ns	4	0.5us																														
		250ns	5	0.25us																														
		125ns	6	0.125us																														
H	RW	REPEATPATTERN		Repeat each individual antenna pattern N times sequentially, i.e. P0, P0, P1, P1, P2, P2, P3, P3, etc.																														
		NoRepeat	0	Do not repeat (1 time in total)																														
I	RW	AGCBACKOFFGAIN		Gain will be lowered by the specified number of gain steps at the start of CTE																														
				<b>Note:</b> First LNAGAIN gain drops, then MIXGAIN, then AAFGAIN																														

### 6.18.15.81 DFCTRL2

Address offset: 0x914

Start offset for Direction finding

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID		A A																															

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																								A				
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																					
A	RW		CLEARPATTERN				Clears GPIO pattern array for antenna control																																					
			Clear		1		Clear the GPIO pattern																																					

#### 6.18.15.84 PSEL.DFEGPIO[n] (n=0..7)

Address offset: 0x930 + (n × 0x4)

Pin select for DFE pin n

Must be set before enabling the radio

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID										C																				B										A	A	A	A	
Reset 0xFFFFFFFF										1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	Acce Field				Value ID				Value				Description																															
A	RW PIN								[0..31]				Pin number																															
B	RW PORT								[0..1]				Port number																															
C	RW CONNECT												Connection																															
					Disconnected				1				Disconnect																															
					Connected				0				Connect																															

#### 6.18.15.85 DFEPACKET.PTR

Address offset: 0x950

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value			Description																																
A	RW PTR						Data pointer																																			

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

#### 6.18.15.86 DFEPACKET.MAXCNT

Address offset: 0x954

Maximum number of buffer words to transfer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ID																								A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00001000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0							
ID	Acce Field		Value ID	Value		Description																																					
A	RW	MAXCNT		Maximum number of buffer words to transfer																																							

#### 6.18.15.87 DFEPACKET.AMOUNT

Address offset: 0x958

Number of samples transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

## 6.18.15.88 POWER

Address offset: 0xFFC

Peripheral power control

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000001				0 1																															
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	POWER				Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again.																													
			Disabled	0		Peripheral is powered off																													
			Enabled	1		Peripheral is powered on																													

## 6.18.16 Electrical specification

### 6.18.16.1 General radio characteristics

Symbol	Description	Min.	Typ.	Max.	Units
$f_{OP}$	Operating frequencies	2360		2500	MHz
$f_{PLL,CH,SP}$	PLL channel spacing		1		MHz
$f_{DELTA,1M}$	Frequency deviation @ 1 Mbps		±170		kHz
$f_{DELTA,BLE,1M}$	Frequency deviation @ BLE 1 Mbps		±250		kHz
$f_{DELTA,2M}$	Frequency deviation @ 2 Mbps		±320		kHz
$f_{DELTA,BLE,2M}$	Frequency deviation @ BLE 2 Mbps		±500		kHz
$f_{skBPS}$	On-the-air data rate	125		2000	kbps
$f_{chip, IEEE 802.15.4}$	Chip rate in IEEE 802.15.4 mode		2000		kchip/s

### 6.18.16.2 Radio current consumption (transmitter)

Symbol	Description	Min.	Typ.	Max.	Units
$I_{TX,PLUS8dBm,DCDC}$	TX only run current (DC/DC, 3 V) $P_{RF} = +8$ dBm		14.2		mA
$I_{TX,PLUS8dBm}$	TX only run current $P_{RF} = +8$ dBm		30.4		mA
$I_{TX,PLUS4dBm,DCDC}$	TX only run current (DC/DC, 3 V) $P_{RF} = +4$ dBm		9.6		mA
$I_{TX,PLUS4dBm}$	TX only run current $P_{RF} = +4$ dBm		20.7		mA
$I_{TX,0dBm,DCDC}$	TX only run current (DC/DC, 3 V) $P_{RF} = 0$ dBm		4.9		mA
$I_{TX,0dBm}$	TX only run current $P_{RF} = 0$ dBm		10.3		mA
$I_{TX,MINUS4dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -4$ dBm		3.8		mA
$I_{TX,MINUS4dBm}$	TX only run current $P_{RF} = -4$ dBm		8.0		mA
$I_{TX,MINUS8dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -8$ dBm		3.4		mA
$I_{TX,MINUS8dBm}$	TX only run current $P_{RF} = -8$ dBm		7.1		mA

Symbol	Description	Min.	Typ.	Max.	Units
$I_{TX,MINUS12dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -12$ dBm		3.1		mA
$I_{TX,MINUS12dBm}$	TX only run current $P_{RF} = -12$ dBm		6.4		mA
$I_{TX,MINUS16dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -16$ dBm		2.9		mA
$I_{TX,MINUS16dBm}$	TX only run current $P_{RF} = -16$ dBm		5.9		mA
$I_{TX,MINUS20dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -20$ dBm		2.7		mA
$I_{TX,MINUS20dBm}$	TX only run current $P_{RF} = -20$ dBm		5.5		mA
$I_{TX,MINUS40dBm,DCDC}$	TX only run current DC/DC, 3 V $P_{RF} = -40$ dBm		2.3		mA
$I_{TX,MINUS40dBm}$	TX only run current $P_{RF} = -40$ dBm		4.5		mA
$I_{START,TX,DCDC}$	TX start-up current DC/DC, 3 V, $P_{RF} = 4$ dBm		4.3		mA
$I_{START,TX}$	TX start-up current, $P_{RF} = 4$ dBm		8.9		mA

### 6.18.16.3 Radio current consumption (Receiver)

Symbol	Description	Min.	Typ.	Max.	Units
$I_{RX,1M,DCDC}$	RX only run current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		4.6		mA
$I_{RX,1M}$	RX only run current (LDO, 3 V) 1 Mbps/1 Mbps BLE		9.6		mA
$I_{RX,2M,DCDC}$	RX only run current (DC/DC, 3 V) 2 Mbps/2 Mbps BLE		5.2		mA
$I_{RX,2M}$	RX only run current (LDO, 3 V) 2 Mbps/2 Mbps BLE		10.7		mA
$I_{START,RX,1M,DCDC}$	RX start-up current (DC/DC, 3 V) 1 Mbps/1 Mbps BLE		3.4		mA
$I_{START,RX,1M}$	RX start-up current 1 Mbps/1 Mbps BLE		6.8		mA

### 6.18.16.4 Transmitter specification

Symbol	Description	Min.	Typ.	Max.	Units
$P_{RF}$	Maximum output power		8		dBm
$P_{RFC}$	RF power control range		28		dB
$P_{RFCR}$	RF power accuracy			±4	dB
$P_{RF1,1}$	1st Adjacent Channel Transmit Power 1 MHz (1 Mbps)		-25		dBc
$P_{RF2,1}$	2nd Adjacent Channel Transmit Power 2 MHz (1 Mbps)		-54		dBc
$P_{RF1,2}$	1st Adjacent Channel Transmit Power 2 MHz (2 Mbps)		-26		dBc
$P_{RF2,2}$	2nd Adjacent Channel Transmit Power 4 MHz (2 Mbps)		-54		dBc
$E_{VM}$	Error vector magnitude IEEE 802.15.4		9		%rms
$P_{harm2nd, IEEE 802.15.4}$	2nd harmonics in IEEE 802.15.4 mode		-51		dBm
$P_{harm3rd, IEEE 802.15.4}$	3rd harmonics in IEEE 802.15.4		-51		dBm




Figure 112: Output power, 1 Mbps Bluetooth low energy mode, at maximum TXPOWER setting (typical values)




Figure 113: Output power, 1 Mbps Bluetooth low energy mode, at 0 dBm TXPOWER setting (typical values)

## 6.18.16.5 Receiver operation

Symbol	Description	Min.	Typ.	Max.	Units
P <sub>RX,MAX</sub>	Maximum received signal strength at < 0.1% PER		0		dBm
P <sub>SENS,IT,1M</sub>	Sensitivity, 1 Mbps nRF mode ideal transmitter <sup>17</sup>		-93		dBm
P <sub>SENS,IT,2M</sub>	Sensitivity, 2 Mbps nRF mode ideal transmitter <sup>18</sup>		-89		dBm
P <sub>SENS,IT,SP,1M,BLE</sub>	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≤ 37 bytes BER=1E-3 <sup>19</sup>		-96		dBm
P <sub>SENS,IT,LP,1M,BLE</sub>	Sensitivity, 1 Mbps BLE ideal transmitter, packet length ≥ 128 bytes BER=1E-4 <sup>20</sup>		-94		dBm
P <sub>SENS,IT,SP,2M,BLE</sub>	Sensitivity, 2 Mbps BLE ideal transmitter, packet length ≤ 37 bytes		-92		dBm
P <sub>SENS,IT,BLE LE125k</sub>	Sensitivity, 125 kbps BLE mode		-103		dBm
P <sub>SENS,IT,BLE LE500k</sub>	Sensitivity, 500 kbps BLE mode		-98		dBm
P <sub>SENS,IEEE 802.15.4</sub>	Sensitivity in IEEE 802.15.4 mode		-100		dBm




Figure 114: Sensitivity, 1 Mbps Bluetooth low energy mode, Regulator = LDO (typical values)

## 6.18.16.6 RX selectivity

RX selectivity with equal modulation on interfering signal<sup>21</sup>

<sup>17</sup> Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1...7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

<sup>18</sup> Typical sensitivity applies when ADDR0 is used for receiver address correlation. When ADDR[1..7] are used for receiver address correlation, the typical sensitivity for this mode is degraded by 3 dB.

<sup>19</sup> As defined in the *Bluetooth Core Specification v4.0 Volume 6: Core System Package (Low Energy Controller Volume)*

<sup>20</sup> Equivalent BER limit < 10E-04

<sup>21</sup> Desired signal level at PIN = -67 dBm. One interferer is used, having equal modulation as the desired signal. The input power of the interferer where the sensitivity equals BER = 0.1% is presented

Symbol	Description	Min.	Typ.	Max.	Units
C/I <sub>1M,co-channel</sub>	1Mbps mode, Co-Channel interference		10		dB
C/I <sub>1M,-1MHz</sub>	1 Mbps mode, Adjacent (-1 MHz) interference		-5		dB
C/I <sub>1M,+1MHz</sub>	1 Mbps mode, Adjacent (+1 MHz) interference		-14		dB
C/I <sub>1M,-2MHz</sub>	1 Mbps mode, Adjacent (-2 MHz) interference		-19		dB
C/I <sub>1M,+2MHz</sub>	1 Mbps mode, Adjacent (+2 MHz) interference		-42		dB
C/I <sub>1M,-3MHz</sub>	1 Mbps mode, Adjacent (-3 MHz) interference		-37		dB
C/I <sub>1M,+3MHz</sub>	1 Mbps mode, Adjacent (+3 MHz) interference		-47		dB
C/I <sub>1M,±6MHz</sub>	1 Mbps mode, Adjacent (≥6 MHz) interference		-52		dB
C/I <sub>1MBLE,co-channel</sub>	1 Mbps BLE mode, Co-Channel interference		6		dB
C/I <sub>1MBLE,-1MHz</sub>	1 Mbps BLE mode, Adjacent (-1 MHz) interference		-2		dB
C/I <sub>1MBLE,+1MHz</sub>	1 Mbps BLE mode, Adjacent (+1 MHz) interference		-10		dB
C/I <sub>1MBLE,-2MHz</sub>	1 Mbps BLE mode, Adjacent (-2 MHz) interference		-23		dB
C/I <sub>1MBLE,+2MHz</sub>	1 Mbps BLE mode, Adjacent (+2 MHz) interference		-45		dB
C/I <sub>1MBLE,&gt;3MHz</sub>	1 Mbps BLE mode, Adjacent (≥3 MHz) interference		-54		dB
C/I <sub>1MBLE,image</sub>	Image frequency interference		-24		dB
C/I <sub>1MBLE,image,1MHz</sub>	Adjacent (1 MHz) interference to in-band image frequency		-37		dB
C/I <sub>2M,co-channel</sub>	2 Mbps mode, Co-Channel interference		10		dB
C/I <sub>2M,-2MHz</sub>	2 Mbps mode, Adjacent (-2 MHz) interference		-4		dB
C/I <sub>2M,+2MHz</sub>	2 Mbps mode, Adjacent (+2 MHz) interference		-16		dB
C/I <sub>2M,-4MHz</sub>	2 Mbps mode, Adjacent (-4 MHz) interference		-19		dB
C/I <sub>2M,+4MHz</sub>	2 Mbps mode, Adjacent (+4 MHz) interference		-46		dB
C/I <sub>2M,-6MHz</sub>	2 Mbps mode, Adjacent (-6 MHz) interference		-41		dB
C/I <sub>2M,+6MHz</sub>	2 Mbps mode, Adjacent (+6 MHz) interference		-48		dB
C/I <sub>2M,≥12MHz</sub>	2 Mbps mode, Adjacent (≥12 MHz) interference		-52		dB
C/I <sub>2MBLE,co-channel</sub>	2 Mbps BLE mode, Co-Channel interference		7		dB
C/I <sub>2MBLE,-2MHz</sub>	2 Mbps BLE mode, Adjacent (-2 MHz) interference		-2		dB
C/I <sub>2MBLE,+2MHz</sub>	2 Mbps BLE mode, Adjacent (+2 MHz) interference		-12		dB
C/I <sub>2MBLE,-4MHz</sub>	2 Mbps BLE mode, Adjacent (-4 MHz) interference		-22		dB
C/I <sub>2MBLE,+4MHz</sub>	2 Mbps BLE mode, Adjacent (+4 MHz) interference		-46		dB
C/I <sub>2MBLE,≥6MHz</sub>	2 Mbps BLE mode, Adjacent (≥6 MHz) interference		-52		dB
C/I <sub>2MBLE,image</sub>	Image frequency interference		-22		dB
C/I <sub>2MBLE,image, 2MHz</sub>	Adjacent (2 MHz) interference to in-band image frequency		-37		dB
C/I <sub>125k BLE LR,co-channel</sub>	125 kbps BLE LR mode, Co-Channel interference		3		dB
C/I <sub>125k BLE LR,-1MHz</sub>	125 kbps BLE LR mode, Adjacent (-1 MHz) interference		-9		dB
C/I <sub>125k BLE LR,+1MHz</sub>	125 kbps BLE LR mode, Adjacent (+1 MHz) interference		-16		dB
C/I <sub>125k BLE LR,-2MHz</sub>	125 kbps BLE LR mode, Adjacent (-2 MHz) interference		-27		dB
C/I <sub>125k BLE LR,+2MHz</sub>	125 kbps BLE LR mode, Adjacent (+2 MHz) interference		-54		dB
C/I <sub>125k BLE LR,&gt;3MHz</sub>	125 kbps BLE LR mode, Adjacent (≥3 MHz) interference		-60		dB
C/I <sub>125k BLE LR,image</sub>	Image frequency interference		-27		dB
C/I <sub>IEEE 802.15.4,-5MHz</sub>	IEEE 802.15.4 mode, Adjacent (-5 MHz) rejection		-33		dB
C/I <sub>IEEE 802.15.4,+5MHz</sub>	IEEE 802.15.4 mode, Adjacent (+5 MHz) rejection		-38		dB
C/I <sub>IEEE 802.15.4,±10MHz</sub>	IEEE 802.15.4 mode, Alternate (±10 MHz) rejection		-49		dB

## 6.18.16.7 RX intermodulation

### RX intermodulation<sup>22</sup>

<sup>22</sup> Desired signal level at PIN = -64 dBm. Two interferers with equal input power are used. The interferer closest in frequency is not modulated, the other interferer is modulated equal with the desired signal. The input power of the interferers where the sensitivity equals BER = 0.1% is presented.

Symbol	Description	Min.	Typ.	Max.	Units
P <sub>IMD,5TH,1M</sub>	IMD performance, 1 Mbps, 5th offset channel, packet length ≤ 37 bytes		-34		dBm
P <sub>IMD,5TH,1M,BLE</sub>	IMD performance, BLE 1 Mbps, 5th offset channel, packet length ≤ 37 bytes		-32		dBm
P <sub>IMD,5TH,2M</sub>	IMD performance, 2 Mbps, 5th offset channel, packet length ≤ 37 bytes		-33		dBm
P <sub>IMD,5TH,2M,BLE</sub>	IMD performance, BLE 2 Mbps, 5th offset channel, packet length ≤ 37 bytes		-32		dBm

### 6.18.16.8 Radio timing

Symbol	Description	Min.	Typ.	Max.	Units
t <sub>TXEN,BLE,1M</sub>	Time between TXEN task and READY event after channel FREQUENCY configured (1 Mbps BLE and 150 μs TIFS)	140		140	μs
t <sub>TXEN,FAST,BLE,1M</sub>	Time between TXEN task and READY event after channel FREQUENCY configured (1 Mbps BLE with fast ramp-up and 150 μs TIFS)	40		40	μs
t <sub>TXDIS,BLE,1M</sub>	When in TX, delay between DISABLE task and DISABLED event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit	6		6	μs
t <sub>RXEN,BLE,1M</sub>	Time between the RXEN task and READY event after channel FREQUENCY configured (1 Mbps BLE)	140		140	μs
t <sub>RXEN,FAST,BLE,1M</sub>	Time between the RXEN task and READY event after channel FREQUENCY configured (1 Mbps BLE with fast ramp-up)	40		40	μs
t <sub>RXDIS,BLE,1M</sub>	When in RX, delay between DISABLE task and DISABLED event for MODE = Nrf_1Mbit and MODE = Ble_1Mbit	0		0	μs
t <sub>TXDIS,BLE,2M</sub>	When in TX, delay between DISABLE task and DISABLED event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit	4		4	μs
t <sub>RXDIS,BLE,2M</sub>	When in RX, delay between DISABLE task and DISABLED event for MODE = Nrf_2Mbit and MODE = Ble_2Mbit	0		0	μs
t <sub>TXEN,IEEE 802.15.4</sub>	Time between TXEN task and READY event after channel FREQUENCY configured (IEEE 802.15.4)	130		130	μs
t <sub>TXEN,FAST,IEEE 802.15.4</sub>	Time between TXEN task and READY event after channel FREQUENCY configured (IEEE 802.15.4 with fast ramp-up)	40		40	μs
t <sub>TXDIS,IEEE 802.15.4</sub>	When in TX, delay between DISABLE task and DISABLED event (IEEE 802.15.4)	21		21	μs
t <sub>RXEN,IEEE 802.15.4</sub>	Time between the RXEN task and READY event after channel FREQUENCY configured (IEEE 802.15.4)	130		130	μs
t <sub>RXEN,FAST,IEEE 802.15.4</sub>	Time between the RXEN task and READY event after channel FREQUENCY configured (IEEE 802.15.4 with fast ramp-up)	40		40	μs
t <sub>RXDIS,IEEE 802.15.4</sub>	When in RX, delay between DISABLE task and DISABLED event (IEEE 802.15.4)	0.5		0.5	μs
t <sub>RX-to-TX turnaround</sub>	Maximum TX-to-RX or RX-to-TX turnaround time in IEEE 802.15.4 mode		40		μs

### 6.18.16.9 Received signal strength indicator (RSSI) specifications

Symbol	Description	Min.	Typ.	Max.	Units
RSSI <sub>ACC</sub>	RSSI accuracy <sup>23</sup>		±2		dB
RSSI <sub>RESOLUTION</sub>	RSSI resolution		1		dB
RSSI <sub>PERIOD</sub>	RSSI sampling time from RSSI_START task		0.25		µs
RSSI <sub>SETTLE</sub>	RSSI settling time after signal level change		15		µs

### 6.18.16.10 Jitter

Symbol	Description	Min.	Typ.	Max.	Units
t <sub>DISABLEDJITTER</sub>	Jitter on DISABLED event relative to END event when shortcut between END and DISABLE is enabled		0.25		µs
t <sub>READYJITTER</sub>	Jitter on READY event relative to TXEN and RXEN task		0.25		µs

### 6.18.16.11 IEEE 802.15.4 energy detection constants

Symbol	Description	Min.	Typ.	Max.	Units
ED_RSSISCALE	Scaling value when converting between hardware-reported value and dBm		5		
ED_RSSIOFFS	Offset value when converting between hardware-reported value and dBm		-93		

## 6.19 RNG — Random number generator

The Random number generator (RNG) generates true non-deterministic random numbers based on internal thermal noise that are suitable for cryptographic purposes. The RNG does not require a seed value.




Figure 115: Random number generator

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated, the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

### 6.19.1 Bias correction

A bias correction algorithm is employed on the internal bit stream to remove any bias toward 1 or 0. The bits are then queued into an eight-bit register for parallel readout from the VALUE register.

It is possible to enable bias correction in the CONFIG register. This will result in slower value generation, but will ensure a statistically uniform distribution of the random values.

<sup>23</sup> Valid range -90 to -30 dBm

## 6.19.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next. This is especially true when bias correction is enabled.

## 6.19.3 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000D000	RNG	RNG	Random number generator	

Table 85: Instances

Register	Offset	Description
TASKS_START	0x000	Task starting the random number generator
TASKS_STOP	0x004	Task stopping the random number generator
EVENTS_VALRDY	0x100	Event being generated for every new random number written to the VALUE register
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number

Table 86: Register overview

### 6.19.3.1 TASKS\_START

Address offset: 0x000

Task starting the random number generator

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_START		Task starting the random number generator																															
		Trigger	1	Trigger task																															

### 6.19.3.2 TASKS\_STOP

Address offset: 0x004

Task stopping the random number generator

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value		Description																													
A	W	TASKS_STOP				Task stopping the random number generator																													
		Trigger		1		Trigger task																													

### 6.19.3.3 EVENTS\_VALRDY

Address offset: 0x100

Event being generated for every new random number written to the VALUE register

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	EVENTS_VALRDY				Event being generated for every new random number written to the VALUE register																													
			NotGenerated	0		Event not generated																													
			Generated	1		Event generated																													

### 6.19.3.4 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																								A			
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																				
A	RW	VALRDY_STOP				Shortcut between event VALRDY and task STOP																																					
		Disabled		0		Disable shortcut																																					
		Enabled		1		Enable shortcut																																					

### 6.19.3.5 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW VALRDY			Write '1' to enable interrupt for event VALRDY																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

### 6.19.3.6 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																			A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value	Description																															
A	RW	VALRDY		Write '1' to disable interrupt for event VALRDY																															
		Clear	1	Disable																															
		Disabled	0	Read: Disabled																															
		Enabled	1	Read: Enabled																															

### 6.19.3.7 CONFIG

Address offset: 0x504

Configuration register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acces Field	Value ID	Value		Description																													
A	RW	DERCEN			Bias correction																													
		Disabled	0		Disabled																													
		Enabled	1		Enabled																													

### 6.19.3.8 VALUE

Address offset: 0x508

Output random number

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																														A										A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field			Value ID			Value			Description																																				
A	R VALUE						[0..255]			Generated random number																																				

## 6.19.4 Electrical specification

### 6.19.4.1 RNG Electrical Specification

Symbol	Description	Min.	Typ.	Max.	Units
t <sub>RNG,START</sub>	Time from setting the START task to generation begins. This is a one-time delay on START signal and does not apply between samples.		128		μs
t <sub>RNG,RAW</sub>	Run time per byte without bias correction. Uniform distribution of 0 and 1 is not guaranteed.		30		μs
t <sub>RNG,BC</sub>	Run time per byte with bias correction. Uniform distribution of 0 and 1 is guaranteed. Time to generate a byte cannot be guaranteed.		120		μs

## 6.20 RTC — Real-time counter

The Real-time counter (RTC) module provides a generic, low power timer on the low-frequency clock source (LFCLK).




Figure 116: RTC block schematic

The RTC module features a 24-bit COUNTER, a 12-bit (1/X) prescaler, capture/compare registers, and a tick event generator for low power, tickless RTOS implementation.

### 6.20.1 Clock source

The RTC will run off the LFCLK.

The COUNTER resolution will therefore be 30.517  $\mu$ s. Depending on the source, the RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

The software has to explicitly start LFCLK before using the RTC.

See [CLOCK — Clock control](#) on page 80 for more information about clock sources.

### 6.20.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

$$f_{\text{RTC}} [\text{kHz}] = 32.768 / (\text{PRESCALER} + 1)$$

The PRESCALER register is read/write when the RTC is stopped. The PRESCALER register is read-only once the RTC is STARTed. Writing to the PRESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

$$\text{PRESCALER} = \text{round}(32.768 \text{ kHz} / 100 \text{ Hz}) - 1 = 327$$

$$f_{\text{RTC}} = 99.9 \text{ Hz}$$

$$10009.576 \mu\text{s counter period}$$

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

$$\text{PRESCALER} = \text{round}(32.768 \text{ kHz} / 8 \text{ Hz}) - 1 = 4095$$

$$f_{\text{RTC}} = 8 \text{ Hz}$$

125 ms counter period

Prescaler	Counter resolution	Overflow
0	30.517 $\mu$ s	512 seconds
$2^8-1$	7812.5 $\mu$ s	131072 seconds
$2^{12}-1$	125 ms	582.542 hours

Table 87: RTC resolution versus overflow

### 6.20.3 COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. <<PRESC>> is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event is disabled by default.




Figure 117: Timing diagram - COUNTER\_PRESCALER\_0




Figure 118: Timing diagram - COUNTER\_PRESCALER\_1

### 6.20.4 Overflow features

The TRIGOVFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition.

OVRFLW occurs when COUNTER overflows from 0xFFFFF0 to 0.

**Important:** The OVRFLW event is disabled by default.

### 6.20.5 TICK event

The TICK event enables low power "tick-less" RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM<sup>®</sup> SysTick feature.

Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

**Important:** The TICK event is disabled by default.

### 6.20.6 Event control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may increase power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in [Peripheral interface](#) on page 96. The RTC task and event system is illustrated in [Tasks, events and interrupts in the RTC](#) on page 348.




Figure 119: Tasks, events and interrupts in the RTC

### 6.20.7 Compare feature

There are a number of Compare registers.

For more information, see [Registers](#) on page 353.

When setting a compare register, the following behavior of the RTC compare event should be noted:

- If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.




Figure 120: Timing diagram - COMPARE\_CLEAR

- If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.




Figure 121: Timing diagram - COMPARE\_START

- COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 122: Timing diagram - COMPARE

- If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.




Figure 123: Timing diagram - COMPARE\_N+2

- If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 124: Timing diagram - COMPARE\_N+1

- If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.




Figure 125: Timing diagram - COMPARE\_N-1

### 6.20.8 TASK and EVENT jitter/delay

Jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M.

Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

Task	Delay
CLEAR, STOP, START, TRIGOVRFLOW	+15 to 46 $\mu$ s

Table 88: RTC jitter magnitudes on tasks

Operation/Function	Jitter
START to COUNTER increment	+/- 15 $\mu$ s
COMPARE to COMPARE <sup>24</sup>	+/- 62.5 ns

Table 89: RTC jitter magnitudes on events

1. CLEAR and STOP (and TRIGOVRFLOW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585  $\mu$ s and 45.7755  $\mu$ s – rounded to 15  $\mu$ s and 46  $\mu$ s for the remainder of the section.




Figure 126: Timing diagram - DELAY\_CLEAR




Figure 127: Timing diagram - DELAY\_STOP

2. The START task will start the RTC. Assuming that the LFCLK was previously running and stable, the first increment of COUNTER (and instance of TICK event) will be typically after 30.5  $\mu$ s +/- 15  $\mu$ s. In some cases, in particular if the RTC is STARTed before the LFCLK is running, that timing can be up to ~250  $\mu$ s. The software should therefore wait for the first TICK if it has to make sure the RTC is running.

<sup>24</sup> Assumes RTC runs continuously between these events.

**Note:** 32.768 kHz clock jitter is additional to the numbers provided above.

Sending a TRIGOVRFW task sets the COUNTER to a value close to overflow. However, since the update of COUNTER relies on a stable LFCLK, sending this task while LFCLK is not running will start LFCLK, but the update will then be delayed by the same amount of time of up to ~250  $\mu$ s. The figures show the smallest and largest delays to on the START task which appears as a  $\pm 15 \mu$ s jitter on the first COUNTER increment.




Figure 128: Timing diagram - JITTER\_START-




Figure 129: Timing diagram - JITTER\_START+

### 6.20.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled.

To ensure that the <<COUNTER>> is safely sampled (considering an LFCLK transition may occur during a read), the CPU and core memory bus are halted for three cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 130: Timing diagram - COUNTER\_READ

## 6.20.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000B000	RTC	RTC0	Real-time counter 0	CC[0..2] implemented, CC[3] not implemented
0x40011000	RTC	RTC1	Real-time counter 1	CC[0..3] implemented
0x40024000	RTC	RTC2	Real-time counter 2	CC[0..3] implemented

Table 90: Instances

Register	Offset	Description
TASKS_START	0x000	Start RTC COUNTER
TASKS_STOP	0x004	Stop RTC COUNTER
TASKS_CLEAR	0x008	Clear RTC COUNTER
TASKS_TRIGOVFLW	0x00C	Set COUNTER to 0xFFFFF0
EVENTS_TICK	0x100	Event on COUNTER increment
EVENTS_OVRFLW	0x104	Event on COUNTER overflow
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
EVTENCLR	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

Table 91: Register overview

### 6.20.10.1 TASKS\_START

Address offset: 0x000

Start RTC COUNTER

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_START		Start RTC COUNTER																															
		Trigger	1	Trigger task																															

### 6.20.10.2 TASKS\_STOP

Address offset: 0x004

Stop RTC COUNTER

6.20.10.3 TASKS [CLEAR](#)

## Clear RTC COUNTER

#### 6.20.10.4 TASKS TRIGOVRLW

Set COUNTER to 0xFFFFF0

#### 6.20.10.5 EVENTS TICK

Event on COUNTER increment

#### 6.20.10.6 EVENTS OVRFLW

### Event on COUNTER overflow

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_OVRFLW		Event on COUNTER overflow																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.20.10.7 EVENTS\_COMPARE[n] (n=0..3)

Address offset: 0x140 + (n × 0x4)

Compare event on CC[n] match

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_COMPARE		Compare event on CC[n] match																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.20.10.8 INTENSET

Address offset: 0x304

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				F E D C B A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	TICK				Write '1' to enable interrupt for event <a href="#">TICK</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
B	RW	OVRFLW				Write '1' to enable interrupt for event <a href="#">OVRFLW</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
C-F	RW	COMPARE[i] (i=0..3)				Write '1' to enable interrupt for event <a href="#">COMPARE[i]</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

### 6.20.10.9 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C																														B A	
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW TICK			Write '1' to disable interrupt for event <a href="#">TICK</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
B	RW OVRFLW			Write '1' to disable interrupt for event <a href="#">OVRFLW</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
C-F	RW COMPARE[i] (i=0..3)			Write '1' to disable interrupt for event <a href="#">COMPARE[i]</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

### 6.20.10.10 EVTEN

Address offset: 0x340

Enable or disable event routing

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID			F E D C B A																																			
Reset 0x00000000			0 0																																			
ID	Acce Field	Value ID	Value	Description																																		
A	RW TICK			Enable or disable event routing for event <a href="#">TICK</a>																																		
		Disabled	0	Disable																																		
		Enabled	1	Disable																																		
B	RW OVRFLW			Enable or disable event routing for event <a href="#">OVRFLW</a>																																		
		Disabled	0	Disable																																		
		Enabled	1	Disable																																		
C-F	RW COMPARE[i] (i=0..3)			Enable or disable event routing for event <a href="#">COMPARE[i]</a>																																		
		Disabled	0	Disable																																		
		Enabled	1	Disable																																		

### 6.20.10.11 EVTENSET

Address offset: 0x344

Enable event routing

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW TICK			Write '1' to enable event routing for event <span>TICK</span>																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Set	1	Enable																														
B	RW OVRFLW			Write '1' to enable event routing for event <span>OVRFLW</span>																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Set	1	Enable																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
C-F	RW COMPARE[i] (i=0..3)			Write '1' to enable event routing for event COMPARE[i]																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Set	1	Enable																														

### 6.20.10.12 EVTENCLR

Address offset: 0x348

Disable event routing

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW TICK			Write '1' to disable event routing for event <a href="#">TICK</a>																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Clear	1	Disable																														
B	RW OVRFLW			Write '1' to disable event routing for event <a href="#">OVRFLW</a>																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Clear	1	Disable																														
C-F	RW COMPARE[i] (i=0..3)			Write '1' to disable event routing for event <a href="#">COMPARE[i]</a>																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Clear	1	Disable																														

### 6.20.10.13 COUNTER

Address offset: 0x504

Current COUNTER value

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																
ID				A A																																
Reset 0x00000000				0 0																																
ID	Acce	Field	Value ID	Value	Description																															
A	R	COUNTER			Counter value																															

### 6.20.10.14 PRESCALER

Address offset: 0x508

12 bit prescaler for COUNTER frequency  $(32768 / (\text{PRESCALER} + 1))$ . Must be written when RTC is stopped

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value				Description																											
A	RW PRESCALER						Prescaler value																											

### 6.20.10.15 CC[n] (n=0..3)

Address offset: 0x540 + (n × 0x4)

Compare register n

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																		A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A		
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID			Value			Description																																		
A	RW	COMPARE					Compare value																																				

## 6.20.11 Electrical specification

## 6.21 SAADC — Successive approximation analog-to-digital converter

The SAADC is a differential successive approximation register (SAR) analog-to-digital converter. It supports up to eight external analog input channels, depending on package variant.

The following lists the main features of the SAADC:

- Multiple input channels
  - Each channel can use pins AIN0 through AIN7, the VDD pin, or the VDDH pin as input
  - Eight channels for single-ended inputs and four channels for differential inputs
- Full scale input range
- Individual reference selection for each channel
  - VDD
  - Internal reference
- Continuous sampling
- Output samples are automatically written to RAM using EasyDMA
- Samples are stored as 16-bit 2's complement values
- 8/10/12-bit resolution, 14-bit resolution with oversampling




Figure 131: Block diagram

An input channel is enabled and connected to an analog input pin using the registers [CH\[n\].PSELP \(n=0..7\)](#) on page 375 and [CH\[n\].PSELN \(n=0..7\)](#) on page 375.

Before any sampling can take place, the length and the location of the memory buffer in RAM where output values shall be written need to be configured, and the START task has to be triggered to apply the configuration. See [EasyDMA](#) on page 361 for details on memory configuration and how the results are placed in memory.

Sampling of all enabled channels is started by triggering the SAMPLE task, and the sample results are automatically written to memory using EasyDMA.

When multiple channels are enabled, they are sampled successively in a sequence starting with the lowest channel number. The time it takes to sample all enabled channels is given as follows:

$$\text{Total time} < \text{Sum}(\text{CH}[x].t_{\text{ACQ}} + t_{\text{CONV}}), \text{ x is the number of enabled channels}$$

A DONE event is generated for every single completed conversion, and an END event is generated when multiple samples, as specified in [RESULT.MAXCNT](#) on page 378, have been written to memory.

### 6.21.1 Input configuration

Each SAADC channel can be configured to use either single-ended or differential input mode.

The configuration is done using the registers [CH\[n\].CONFIG \(n=0..7\)](#) on page 376. In single-ended mode, the negative channel input is shorted to ground internally and the setting in the corresponding register [CH\[n\].PSELN \(n=0..7\)](#) on page 375 will not apply. The assumption in single-ended mode is that the internal ground of the SAADC is the same as the external ground that the measured voltage is referred to. The SAADC is thus sensitive to ground bounce on the PCB in single-ended mode. If this is a concern, using differential measurement is recommended. In differential mode, both positive and negative input has to be configured in registers [CH\[n\].PSELP \(n=0..7\)](#) on page 375 and [CH\[n\].PSELN \(n=0..7\)](#) on page 375 respectively.

#### 6.21.1.1 Acquisition time

To sample input voltage, the SAADC connects a capacitor to the input.

This is illustrated in the following figure:




Figure 132: Simplified SAADC sample network

The acquisition time indicates how long the capacitor is connected, see TACQ field in CH[n].CONFIG register. The required acquisition time depends on the source resistance ( $R_{source}$ ). For high source resistance the acquisition time should be increased:

TACQ [ $\mu$ s]	Maximum source resistance [k $\Omega$ ]
3	10
5	40
10	100
15	200
20	400
40	800

Table 92: Acquisition time

When using VDDHDI5 as input, the acquisition time needs to be 10  $\mu$ s or higher.

#### 6.21.1.2 Internal resistor string (resistor ladder)

The SAADC has an internal resistor string for positive and negative input. The resistors are controlled in registers CH[n].CONFIG.RESP and CH[n].CONFIG.RESN.

The following figure illustrates the resistor ladder for positive (and negative) input:




Figure 133: Resistor ladder for positive input (negative input is equivalent, using RESN instead of RESP)

### 6.21.2 Reference voltage and gain settings

Each SAADC channel can have individual reference and gain settings.

This is configured in registers [CH\[n\].CONFIG \(n=0..7\)](#) on page 376. Available configuration options are:

- VDD/4 or internal 0.6 V reference
- Gain ranging from 1/6 to 4

The gain setting can be used to control the effective input range of the SAADC:

$$\text{Input range} = (\pm 0.6 \text{ V or } \pm \text{VDD}/4) / \text{gain}$$

For example, selecting VDD as reference, single-ended input (grounded negative input), and a gain of 1/4 will result in the following input range:

$$\text{Input range} = (\text{VDD}/4) / (1/4) = \text{VDD}$$

With internal reference, single-ended input (grounded negative input) and a gain of 1/6, the input range will be:

$$\text{Input range} = (0.6 \text{ V}) / (1/6) = 3.6 \text{ V}$$

Inputs AIN0 through AIN7 cannot exceed VDD or be lower than VSS.

### 6.21.3 Digital output

The digital output value from the SAADC is calculated using a formula.

$$\text{RESULT} = (V(P) - V(N)) * (\text{GAIN}/\text{REFERENCE}) * 2^{(\text{RESOLUTION} - m)}$$

where

**V(P)**

is the voltage at input P

**V(N)**

is the voltage at input N

**GAIN**

is the selected gain

**REFERENCE**

is the selected reference voltage

**RESOLUTION**

is output resolution in bits, as configured in register [RESOLUTION](#) on page 377

**m**

is 0 for single-ended channels

is 1 for differential channels

Results are sign extended to 16 bits and stored as little-endian byte order in RAM.

### 6.21.4 EasyDMA

The SAADC resources are started by triggering the START task. The SAADC is using EasyDMA to store results in a result buffer in RAM.

Registers [RESULT.PTR](#) on page 378 and [RESULT.MAXCNT](#) on page 378 must be configured before SAADC is started.

The result buffer is located at the address specified in register [RESULT.PTR](#) on page 378. This register is double-buffered, and it can be updated and prepared for the next START task immediately after the STARTED event is generated. The size of the result buffer is specified in register [RESULT.MAXCNT](#) on page 378, and the SAADC will generate an END event when it has filled up the result buffer, as illustrated in the following figure:




Figure 134: SAADC

The following figure shows how results are placed in RAM when multiple channels are enabled, and value in [RESULT.MAXCNT](#) on page 378 is an even number:

	31	16	15	0
RESULT.PTR	CH[2] 1 <sup>st</sup> result		CH[1] 1 <sup>st</sup> result	
RESULT.PTR + 4	CH[1] 2 <sup>nd</sup> result		CH[5] 1 <sup>st</sup> result	
RESULT.PTR + 8	CH[5] 2 <sup>nd</sup> result		CH[2] 2 <sup>nd</sup> result	
	(…)			
RESULT.PTR + 2*RESULT.MAXCNT – 4	CH[5] last result		CH[2] last result	

Figure 135: Example of RAM placement: [RESULT.MAXCNT](#) even number, channels 1, 2 and 5 enabled

The following figure shows how results are placed in RAM when multiple channels are enabled and value in [RESULT.MAXCNT](#) on page 378 is an odd number:

	31	16	15	0
RESULT.PTR	CH[2] 1 <sup>st</sup> result		CH[1] 1 <sup>st</sup> result	
RESULT.PTR + 4	CH[1] 2 <sup>nd</sup> result		CH[5] 1 <sup>st</sup> result	
RESULT.PTR + 8	CH[5] 2 <sup>nd</sup> result		CH[2] 2 <sup>nd</sup> result	
	(…)			
RESULT.PTR + 2*RESULT.MAXCNT – 2			CH[5] last result	

Figure 136: Example of RAM placement: [RESULT.MAXCNT](#) odd number, channels 1, 2 and 5 enabled

The last 32-bit word is populated only with one 16-bit result. In both examples, channels 1, 2 and 5 are enabled, and all others are disabled.

See [Memory](#) on page 19 for more information about the different memory regions.

EasyDMA is finished with accessing RAM when events END or STOPPED are generated. The register **RESULT.AMOUNT** on page 379 can then be read, to see how many results have been transferred to the result buffer in RAM since the START task was triggered.

### 6.21.5 Continuous sampling

When using continuous sampling, new samples are automatically taken at a fixed sample rate.

Continuous sampling of both single and multiple channels can be implemented using a general purpose timer connecting a timer event to SAADC's SAMPLE task via PPI.

Alternatively, continuous sampling can be implemented by using the internal timer in the SAADC by setting the MODE field in register **SAMPLERATE** on page 378 to **Timers**. The sample rate (frequency at which the SAMPLE task is triggered) is configured in the same register. The internal timer and the continuous sampling are started by triggering the START task and stopped using the STOP task.

**Note:** Note that the internal timer can only be used when a single input channel is enabled.

For continuous sampling, ensure that the sample rate fullfills the following criteria:

$$f_{\text{SAMPLE}} < 1 / [t_{\text{ACQ}} + t_{\text{conv}}]$$

### 6.21.6 Oversampling

An accumulator in the SAADC can be used to find the average of several analog input samples. In general, oversampling improves the signal-to-noise ratio (SNR). Oversampling does not improve the integral non-linearity (INL) or differential non-linearity (DNL).

The accumulator is controlled in the **OVERSAMPLE** register. When using oversampling,  $2^{\text{OVERSAMPLE}}$  input samples are averaged before the sample result is transferred to memory. Hence, the SAMPLE task must be triggered  $2^{\text{OVERSAMPLE}}$  times for each output value. The following events are relevant:

- DONE event is generated for every input sample taken
- RESULTDONE event is generated for every averaged value ready to be transferred into RAM
- END event is generated when averaged values defined in **RESULT.MAXCNT** on page 378 have been written to memory. END event is generated every  $2^{\text{OVERSAMPLE}}$  time the DONE event is generated.

If value in **OVERSAMPLE** is set to 0, the DONE and RESULTDONE events will be generated at the same rate.

**Note:** Oversampling should only be used when a single input channel is enabled, as averaging is performed over all enabled channels.

### 6.21.7 Event monitoring using limits

A channel can be event monitored by using limits.

Limits are configured in **CH[n].LIMIT** register, with high limit and low limit.

**Note:** High limit shall always be higher than or equal to low limit.

Appropriate events are generated whenever the conversion results (sampled input signals) are outside of the two defined limits. It is not possible to generate an event when the input signal is inside a defined range by swapping high and low limits. An example of event monitoring using limits is illustrated in the following figure:




Figure 137: Example: Event monitoring on channel  $n$  using limits

The comparison to limits always takes place, it does not need to be specifically enabled. If comparison is not required on a channel, the software ignores the related events. In that situation, the value of the limits defined in register is irrelevant, i.e. it does not matter if the low limit is lower than the high limit or not.

### 6.21.8 Calibration

The SAADC has a temperature dependent offset.

Therefore, it is recommended to calibrate the SAADC at least once before use, and to re-run calibration every time the ambient temperature has changed by more than 10 °C.

Offset calibration is started by triggering the CALIBRATEOFFSET task, and the CALIBRATEDONE event is generated when calibration is done.

### 6.21.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40007000	SAADC	SAADC	Analog to digital converter	

Table 93: Instances

Register	Offset	Description
TASKS_START	0x000	Starts the SAADC and prepares the result buffer in RAM
TASKS_SAMPLE	0x004	Takes one SAADC sample
TASKS_STOP	0x008	Stops the SAADC and terminates all on-going conversions
TASKS_CALIBRATEOFFSET	0x00C	Starts offset auto-calibration
EVENTS_STARTED	0x100	The SAADC has started
EVENTS_END	0x104	The SAADC has filled up the result buffer
EVENTS_DONE	0x108	A conversion task has been completed. Depending on the configuration, multiple conversions might be needed for a result to be transferred to RAM.
EVENTS_RESULTDONE	0x10C	Result ready for transfer to RAM

Register	Offset	Description
EVENTS_CALIBRATEDONE	0x110	Calibration is complete
EVENTS_STOPPED	0x114	The SAADC has stopped
EVENTS_CH[0].LIMITH	0x118	Last result is equal or above CH[0].LIMIT.HIGH
EVENTS_CH[0].LIMITL	0x11C	Last result is equal or below CH[0].LIMIT.LOW
EVENTS_CH[1].LIMITH	0x120	Last result is equal or above CH[1].LIMIT.HIGH
EVENTS_CH[1].LIMITL	0x124	Last result is equal or below CH[1].LIMIT.LOW
EVENTS_CH[2].LIMITH	0x128	Last result is equal or above CH[2].LIMIT.HIGH
EVENTS_CH[2].LIMITL	0x12C	Last result is equal or below CH[2].LIMIT.LOW
EVENTS_CH[3].LIMITH	0x130	Last result is equal or above CH[3].LIMIT.HIGH
EVENTS_CH[3].LIMITL	0x134	Last result is equal or below CH[3].LIMIT.LOW
EVENTS_CH[4].LIMITH	0x138	Last result is equal or above CH[4].LIMIT.HIGH
EVENTS_CH[4].LIMITL	0x13C	Last result is equal or below CH[4].LIMIT.LOW
EVENTS_CH[5].LIMITH	0x140	Last result is equal or above CH[5].LIMIT.HIGH
EVENTS_CH[5].LIMITL	0x144	Last result is equal or below CH[5].LIMIT.LOW
EVENTS_CH[6].LIMITH	0x148	Last result is equal or above CH[6].LIMIT.HIGH
EVENTS_CH[6].LIMITL	0x14C	Last result is equal or below CH[6].LIMIT.LOW
EVENTS_CH[7].LIMITH	0x150	Last result is equal or above CH[7].LIMIT.HIGH
EVENTS_CH[7].LIMITL	0x154	Last result is equal or below CH[7].LIMIT.LOW
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Status
ENABLE	0x500	Enable or disable SAADC
CH[0].PSEL	0x510	Input positive pin selection for CH[0]
CH[0].PSELN	0x514	Input negative pin selection for CH[0]
CH[0].CONFIG	0x518	Input configuration for CH[0]
CH[0].LIMIT	0x51C	High/low limits for event monitoring of a channel
CH[1].PSEL	0x520	Input positive pin selection for CH[1]
CH[1].PSELN	0x524	Input negative pin selection for CH[1]
CH[1].CONFIG	0x528	Input configuration for CH[1]
CH[1].LIMIT	0x52C	High/low limits for event monitoring of a channel
CH[2].PSEL	0x530	Input positive pin selection for CH[2]
CH[2].PSELN	0x534	Input negative pin selection for CH[2]
CH[2].CONFIG	0x538	Input configuration for CH[2]
CH[2].LIMIT	0x53C	High/low limits for event monitoring of a channel
CH[3].PSEL	0x540	Input positive pin selection for CH[3]
CH[3].PSELN	0x544	Input negative pin selection for CH[3]
CH[3].CONFIG	0x548	Input configuration for CH[3]
CH[3].LIMIT	0x54C	High/low limits for event monitoring of a channel
CH[4].PSEL	0x550	Input positive pin selection for CH[4]
CH[4].PSELN	0x554	Input negative pin selection for CH[4]
CH[4].CONFIG	0x558	Input configuration for CH[4]
CH[4].LIMIT	0x55C	High/low limits for event monitoring of a channel
CH[5].PSEL	0x560	Input positive pin selection for CH[5]
CH[5].PSELN	0x564	Input negative pin selection for CH[5]
CH[5].CONFIG	0x568	Input configuration for CH[5]
CH[5].LIMIT	0x56C	High/low limits for event monitoring of a channel
CH[6].PSEL	0x570	Input positive pin selection for CH[6]
CH[6].PSELN	0x574	Input negative pin selection for CH[6]
CH[6].CONFIG	0x578	Input configuration for CH[6]
CH[6].LIMIT	0x57C	High/low limits for event monitoring of a channel
CH[7].PSEL	0x580	Input positive pin selection for CH[7]
CH[7].PSELN	0x584	Input negative pin selection for CH[7]

Register	Offset	Description
CH[7].CONFIG	0x588	Input configuration for CH[7]
CH[7].LIMIT	0x58C	High/low limits for event monitoring of a channel
RESOLUTION	0x5F0	Resolution configuration
OVERSAMPLE	0x5F4	Oversampling configuration. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.
SAMPLERATE	0x5F8	Controls normal or continuous sample rate
RESULT.PTR	0x62C	Data pointer
RESULT.MAXCNT	0x630	Maximum number of 16-bit samples to be written to output RAM buffer
RESULT.AMOUNT	0x634	Number of 16-bit samples written to output RAM buffer since the previous START task

Table 94: Register overview

### 6.21.9.1 TASKS\_START

Address offset: 0x000

Starts the SAADC and prepares the result buffer in RAM

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value		Description																													
A	W	TASKS_START			Starts the SAADC and prepares the result buffer in RAM																													
		Trigger	1		Trigger task																													

### 6.21.9.2 TASKS\_SAMPLE

Address offset: 0x004

Takes one SAADC sample

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value								Description																							
A	W	TASKS_SAMPLE										Takes one SAADC sample																							
		Trigger		1								Trigger task																							

### 6.21.9.3 TASKS\_STOP

Address offset: 0x008

Stops the SAADC and terminates all on-going conversions

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																		A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	W	TASKS_STOP			Stops the SAADC and terminates all on-going conversions																													
		Trigger	1		Trigger task																													

### 6.21.9.4 TASKS\_CALIBRATEOFFSET

Address offset: 0x00C

## Starts offset auto-calibration

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															A			
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value				Description																											
A	W	TASKS_CALIBRATEOFFSET				Starts offset auto-calibration																												
		Trigger	1				Trigger task																											

## 6.21.9.5 EVENTS\_STARTED

Address offset: 0x100

The SAADC has started

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID			A																																				
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce Field	Value ID	Value		Description																																		
A	RW	EVENTS_STARTED			The SAADC has started																																		
		NotGenerated	0	Event not generated																																			
		Generated	1	Event generated																																			

## 6.21.9.6 EVENTS\_END

Address offset: 0x104

The SAADC has filled up the result buffer

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	EVENTS_END			The SAADC has filled up the result buffer																													
		NotGenerated	0		Event not generated																													
		Generated	1		Event generated																													

## 6.21.9.7 EVENTS\_DONE

Address offset: 0x108

A conversion task has been completed. Depending on the configuration, multiple conversions might be needed for a result to be transferred to RAM.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID			A																																				
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce Field	Value ID	Value		Description																																		
A	RW	EVENTS_DONE			A conversion task has been completed. Depending on the configuration, multiple conversions might be needed for a result to be transferred to RAM.																																		
		NotGenerated	0		Event not generated																																		
		Generated	1		Event generated																																		

### 6.21.9.8 EVENTS\_RESULTDONE

Address offset: 0x10C

Result ready for transfer to RAM

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_RESULTDONE				Result ready for transfer to RAM																															
			NotGenerated	0		Event not generated																															
			Generated	1		Event generated																															

### 6.21.9.9 EVENTS\_CALIBRATEDONE

Address offset: 0x110

Calibration is complete

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID										A																																	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																				
A	RW		EVENTS_CALIBRATEDONE				Calibration is complete																																				
			NotGenerated		0		Event not generated																																				
			Generated		1		Event generated																																				

### 6.21.9.10 EVENTS\_STOPPED

Address offset: 0x114

The SAADC has stopped

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A																																		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field		Value ID	Value		Description																																
A	RW		EVENTS_STOPPED				The SAADC has stopped																															
			NotGenerated		0		Event not generated																															
			Generated		1		Event generated																															

### 6.21.9.11 EVENTS\_CH[n].LIMITH (n=0..7)

Address offset: 0x118 + (n × 0x8)

Last result is equal or above CH[n].LIMIT.HIGH

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW LIMITH			Last result is equal or above CH[n].LIMIT.HIGH																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.21.9.12 EVENTS\_CH[n].LIMITL (n=0..7)

Address offset: 0x11C + (n × 0x8)

Last result is equal or below CH[n].LIMIT.LOW

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW LIMITL				Last result is equal or below CH[n].LIMIT.LOW																													
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.21.9.13 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				V U T S R Q P O N M L K J I H G F E D C B A																																
Reset 0x00000000				0 0																																
ID	Acce	Field	Value ID	Value	Description																															
A	RW	STARTED			Enable or disable interrupt for event <a href="#">STARTED</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
B	RW	END			Enable or disable interrupt for event <a href="#">END</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
C	RW	DONE			Enable or disable interrupt for event <a href="#">DONE</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
D	RW	RESULTDONE			Enable or disable interrupt for event <a href="#">RESULTDONE</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
E	RW	CALIBRATEDONE			Enable or disable interrupt for event <a href="#">CALIBRATEDONE</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
F	RW	STOPPED			Enable or disable interrupt for event <a href="#">STOPPED</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
G	RW	CHOLIMITH			Enable or disable interrupt for event <a href="#">CHOLIMITH</a>																															
			Disabled	0	Disable																															
			Enabled	1	Enable																															
H	RW	CHOLIMITL			Enable or disable interrupt for event <a href="#">CHOLIMITL</a>																															
			Disabled	0	Disable																															

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
I	RW	CH1LIMITH	Enabled	1	Enable																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
J	RW	CH1LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH1LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
K	RW	CH2LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH2LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
L	RW	CH2LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH2LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
M	RW	CH3LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH3LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
N	RW	CH3LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH3LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
O	RW	CH4LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH4LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
P	RW	CH4LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH4LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
Q	RW	CH5LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH5LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
R	RW	CH5LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH5LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
S	RW	CH6LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH6LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
T	RW	CH6LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH6LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
U	RW	CH7LIMITH	Enabled	1	Enable or disable interrupt for event <a href="#">CH7LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													
V	RW	CH7LIMITL	Enabled	1	Enable or disable interrupt for event <a href="#">CH7LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Enable																													

## 6.21.9.14 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				V U T S R Q P O N M L K J I H G F E D C B A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	STARTED				Write '1' to enable interrupt for event <a href="#">STARTED</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
B	RW	END				Write '1' to enable interrupt for event <a href="#">END</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
C	RW	DONE				Write '1' to enable interrupt for event <a href="#">DONE</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
D	RW	RESULTDONE				Write '1' to enable interrupt for event <a href="#">RESULTDONE</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
E	RW	CALIBRATEDONE				Write '1' to enable interrupt for event <a href="#">CALIBRATEDONE</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
F	RW	STOPPED				Write '1' to enable interrupt for event <a href="#">STOPPED</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
G	RW	CHOLIMITH				Write '1' to enable interrupt for event <a href="#">CHOLIMITH</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
H	RW	CHOLIMITL				Write '1' to enable interrupt for event <a href="#">CHOLIMITL</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
I	RW	CH1LIMITH				Write '1' to enable interrupt for event <a href="#">CH1LIMITH</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
J	RW	CH1LIMITL				Write '1' to enable interrupt for event <a href="#">CH1LIMITL</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
K	RW	CH2LIMITH				Write '1' to enable interrupt for event <a href="#">CH2LIMITH</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
L	RW	CH2LIMITL				Write '1' to enable interrupt for event <a href="#">CH2LIMITL</a>																															
			Set	1	Enable																																
			Disabled	0	Read: Disabled																																
			Enabled	1	Read: Enabled																																
M	RW	CH3LIMITH				Write '1' to enable interrupt for event <a href="#">CH3LIMITH</a>																															
			Set	1	Enable																																

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value ID	Value	Description																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			N	RW	CH3LIMITL	Write '1' to enable interrupt for event <a href="#">CH3LIMITL</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			O	RW	CH4LIMITH	Write '1' to enable interrupt for event <a href="#">CH4LIMITH</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			P	RW	CH4LIMITL	Write '1' to enable interrupt for event <a href="#">CH4LIMITL</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			Q	RW	CH5LIMITH	Write '1' to enable interrupt for event <a href="#">CH5LIMITH</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			R	RW	CH5LIMITL	Write '1' to enable interrupt for event <a href="#">CH5LIMITL</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			S	RW	CH6LIMITH	Write '1' to enable interrupt for event <a href="#">CH6LIMITH</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			T	RW	CH6LIMITL	Write '1' to enable interrupt for event <a href="#">CH6LIMITL</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			U	RW	CH7LIMITH	Write '1' to enable interrupt for event <a href="#">CH7LIMITH</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
			V	RW	CH7LIMITL	Write '1' to enable interrupt for event <a href="#">CH7LIMITL</a>																													
				Set	1	Enable																													
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

### 6.21.9.15 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value				Description																											
A	RW	STARTED					Write '1' to disable interrupt for event <a href="#">STARTED</a>																											

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>END</b>																																
B	RW END	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>DONE</b>																																
C	RW DONE	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>RESULTDONE</b>																																
D	RW RESULTDONE	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CALIBRATEDONE</b>																																
E	RW CALIBRATEDONE	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>STOPPED</b>																																
F	RW STOPPED	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH0LIMITH</b>																																
G	RW CH0LIMITH	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH0LIMITL</b>																																
H	RW CH0LIMITL	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH1LIMITH</b>																																
I	RW CH1LIMITH	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH1LIMITL</b>																																
J	RW CH1LIMITL	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH2LIMITH</b>																																
K	RW CH2LIMITH	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH2LIMITL</b>																																
L	RW CH2LIMITL	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to disable interrupt for event <b>CH3LIMITH</b>																																
M	RW CH3LIMITH	Clear	1	Disable																														
		Disabled	0	Read: Disabled																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			V U T S R Q P O N M L K J I H G F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
N	RW	CH3LIMITL	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH3LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
O	RW	CH4LIMITH	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH4LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
P	RW	CH4LIMITL	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH4LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
Q	RW	CH5LIMITH	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH5LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
R	RW	CH5LIMITL	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH5LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
S	RW	CH6LIMITH	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH6LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
T	RW	CH6LIMITL	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH6LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
U	RW	CH7LIMITH	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH7LIMITH</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													
V	RW	CH7LIMITL	Enabled	1	Read: Enabled																													
			Clear	1	Write '1' to disable interrupt for event <a href="#">CH7LIMITL</a>																													
			Disabled	0	Disable																													
			Enabled	1	Read: Disabled																													

## 6.21.9.16 STATUS

Address offset: 0x400

Status

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value	Description																														
A	R	STATUS			Status																														
		Ready	0	SAADC is ready. No on-going conversions.																															
		Busy	1	SAADC is busy. Conversion in progress.																															

### 6.21.9.17 ENABLE

Address offset: 0x500

Enable or disable SAADC

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value		ID	Value		Description																										
A	RW	ENABLE						Enable or disable SAADC																										
			Disabled		0	Disable SAADC																												
			Enabled		1	Enable SAADC																												
						When enabled, the SAADC will acquire access to analog input pins specified in registers CH[n].PSEL0 and CH[n].PSELN																												

### 6.21.9.18 CH[n].PSEL0 (n=0..7)

Address offset: 0x510 + (n × 0x10)

Input positive pin selection for CH[n]

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value		Description																																
A	RW	PSEL0			Analog positive input channel																																
		NC	0	Not connected																																	
		AnalogInput0	1	AIN0																																	
		AnalogInput1	2	AIN1																																	
		AnalogInput2	3	AIN2																																	
		AnalogInput3	4	AIN3																																	
		AnalogInput4	5	AIN4																																	
		AnalogInput5	6	AIN5																																	
		AnalogInput6	7	AIN6																																	
		AnalogInput7	8	AIN7																																	
		VDD	9	VDD																																	
		VDDHDIV5	0x0D	VDDH/5																																	

### 6.21.9.19 CH[n].PSELN (n=0..7)

Address offset: 0x514 + (n × 0x10)

Input negative pin selection for CH[n]

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A A A A A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																														
A	RW	PSELN		Analog negative input, enables differential channel																														
		NC	0	Not connected																														
		AnalogInput0	1	AIN0																														
		AnalogInput1	2	AIN1																														
		AnalogInput2	3	AIN2																														
		AnalogInput3	4	AIN3																														
		AnalogInput4	5	AIN4																														
		AnalogInput5	6	AIN5																														
		AnalogInput6	7	AIN6																														
		AnalogInput7	8	AIN7																														
		VDD	9	VDD																														
		VDDHDIV5	0x0D	VDDH/5																														

### 6.21.9.20 CH[n].CONFIG (n=0..7)

Address offset: 0x518 + (n × 0x10)

Input configuration for CH[n]

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID												G		F		E	E	E				D		C	C	C		B	B		A	A	
Reset 0x00020000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																													
A	RW	RESP		Positive channel resistor control																													
		Bypass	0	Bypass resistor ladder																													
		Pulldown	1	Pull-down to GND																													
		Pullup	2	Pull-up to VDD																													
		VDD1_2	3	Set input at VDD/2																													
B	RW	RESN		Negative channel resistor control																													
		Bypass	0	Bypass resistor ladder																													
		Pulldown	1	Pull-down to GND																													
		Pullup	2	Pull-up to VDD																													
		VDD1_2	3	Set input at VDD/2																													
C	RW	GAIN		Gain control																													
		Gain1_6	0	1/6																													
		Gain1_5	1	1/5																													
		Gain1_4	2	1/4																													
		Gain1_3	3	1/3																													
		Gain1_2	4	1/2																													
		Gain1	5	1																													
		Gain2	6	2																													
		Gain4	7	4																													
D	RW	REFSEL		Reference control																													
		Internal	0	Internal reference (0.6 V)																													
		VDD1_4	1	VDD/4 as reference																													
E	RW	TACQ		Acquisition time, the time the SAADC uses to sample the input voltage																													
		3us	0	3 μs																													
		5us	1	5 μs																													
		10us	2	10 μs																													

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			G										F				E				D				C				B				A					
Reset 0x00020000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value		Description																																	
		15us	3		15 μs																																	
		20us	4		20 μs																																	
		40us	5		40 μs																																	
	F	RW	MODE			Enable differential mode																																
		SE	0		Single-ended, PSELN will be ignored, negative input to SAADC shorted to GND																																	
		Diff	1		Differential																																	
G	RW	BURST			Enable burst mode																																	
		Disabled	0		Burst mode is disabled (normal operation)																																	
		Enabled	1		Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of samples as fast as it can, and sends the average to Data RAM.																																	

### 6.21.9.21 CH[n].LIMIT (n=0..7)

Address offset: 0x51C + (n × 0x10)

High/low limits for event monitoring of a channel

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	B	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x7FFF8000				0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW LOW		[-32768 to +32767]	Low level limit																															
B	RW HIGH		[-32768 to +32767]	High level limit																															

### 6.21.9.22 RESOLUTION

Address offset: 0x5F0

Resolution configuration

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A																															
Reset 0x00000001			0 1																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	VAL				Set the resolution																												
			8bit		0	8 bits																												
			10bit		1	10 bits																												
			12bit		2	12 bits																												
			14bit		3	14 bits																												

### 6.21.9.23 OVERSAMPLE

Address offset: 0x5F4

Oversampling configuration. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																															A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW OVERSAMPLE				Oversample control																													
		Bypass	0		Bypass oversampling																													
		Over2x	1		Oversample 2x																													
		Over4x	2		Oversample 4x																													
		Over8x	3		Oversample 8x																													
		Over16x	4		Oversample 16x																													
		Over32x	5		Oversample 32x																													
		Over64x	6		Oversample 64x																													
		Over128x	7		Oversample 128x																													
		Over256x	8		Oversample 256x																													

### 6.21.9.24 SAMPLERATE

Address offset: 0x5F8

Controls normal or continuous sample rate

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																										B	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
ID	Acce Field	Value ID	Value		Description																																								
A	RW CC		[80..2047]		Capture and compare value. Sample rate is 16 MHz/CC																																								
B	RW MODE				Select mode for sample rate control																																								
		Task	0	Rate is controlled from SAMPLE task																																									
		Timers	1	Rate is controlled from local timer (use CC to control the rate)																																									

### 6.21.9.25 RESULT.PTR

Address offset: 0x62C

Data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	RW PTR							Data pointer																											

**Note:** See [Memory](#) on page 19 for details about memories available to EasyDMA.

### 6.21.9.26 RESULT.MAXCNT

Address offset: 0x630

Maximum number of 16-bit samples to be written to output RAM buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											
ID	Acce Field		Value ID	Value				Description																																							
A	RW		MAXCNT					Maximum number of 16-bit samples to be written to output RAM buffer																																							

### 6.21.9.27 RESULT.AMOUNT

Address offset: 0x634

Number of 16-bit samples written to output RAM buffer since the previous START task

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0										
ID	Acce Field		Value ID	Value				Description																																						
A	R	AMOUNT				Number of 16-bit samples written to output RAM buffer since the previous START task. This register can be read after an END or STOPPED event.																																								

## 6.21.10 Electrical specification

### 6.21.10.1 SAADC electrical specification

Symbol	Description	Min.	Typ.	Max.	Units
DNL <sub>10</sub>	Differential non-linearity, 10-bit resolution	-0.95	<1		LSB <sub>10b</sub>
INL <sub>10</sub>	Integral non-linearity, 10-bit resolution		1		LSB <sub>10b</sub>
DNL <sub>12</sub>	Differential non-linearity, 12-bit resolution	-0.95	1.3		LSB <sub>12b</sub>
INL <sub>12</sub>	Integral non-linearity, 12-bit resolution		4.7		LSB <sub>12b</sub>
V <sub>OS</sub>	Differential offset error (calibrated), 10-bit resolution <sup>25</sup>		±2		LSB <sub>10b</sub>
E <sub>VDDHDI5</sub>	Error on VDDHDI5 input		±1		%
C <sub>EG</sub>	Gain error temperature coefficient		0.02		%/°C
f <sub>SAMPLE</sub>	Maximum sampling rate			200	kHz
t <sub>ACQ,10k</sub>	Acquisition time (configurable), source resistance ≤ 10 kΩ		3		μs
t <sub>ACQ,40k</sub>	Acquisition time (configurable), source resistance ≤ 40 kΩ		5		μs
t <sub>ACQ,100k</sub>	Acquisition time (configurable), source resistance ≤ 100 kΩ		10		μs
t <sub>ACQ,200k</sub>	Acquisition time (configurable), source resistance ≤ 200 kΩ		15		μs
t <sub>ACQ,400k</sub>	Acquisition time (configurable), source resistance ≤ 400 kΩ		20		μs
t <sub>ACQ,800k</sub>	Acquisition time (configurable), source resistance ≤ 800 kΩ		40		μs
t <sub>CONV</sub>	Conversion time		<2		μs
E <sub>G1/6</sub>	Error <sup>26</sup> for gain = 1/6	-3		3	%
E <sub>G1/4</sub>	Error <sup>26</sup> for gain = 1/4	-3		3	%
E <sub>G1/2</sub>	Error <sup>26</sup> for gain = 1/2	-3		4	%
E <sub>G1</sub>	Error <sup>26</sup> for gain = 1	-3		4	%
C <sub>SAMPLE</sub>	Sample and hold capacitance at maximum gain <sup>27</sup>		2.5		pF
R <sub>INPUT</sub>	Input resistance		>1		MΩ

<sup>25</sup> Digital output code at zero volt differential input.

<sup>26</sup> Does not include temperature drift

<sup>27</sup> Maximum gain corresponds to highest capacitance.

Symbol	Description	Min.	Typ.	Max.	Units
$E_{NOB}$	Effective number of bits, differential mode, 12-bit resolution, 1/1 gain, 3 $\mu$ s acquisition time, crystal HFCLK, 200 kbps		9		Bit
$S_{NDR}$	Peak signal to noise and distortion ratio, differential mode, 12-bit resolution, 1/1 gain, 3 $\mu$ s acquisition time, crystal HFCLK, 200 kbps		56		dB
$S_{FDR}$	Spurious free dynamic range, differential mode, 12-bit resolution, 1/1 gain, 3 $\mu$ s acquisition time, crystal HFCLK, 200 kbps		70		dBc
$R_{LADDER}$	Ladder resistance		160		k $\Omega$

## 6.22 SPI — Serial peripheral interface master

The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.




Figure 138: SPI master

RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

### 6.22.1 Functional description

The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.

The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

Mode	Clock polarity	Clock phase
	CPOL	CPHA
SPI_MODE0	0 (Leading)	0 (Active high)
SPI_MODE1	0 (Leading)	1 (Active low)
SPI_MODE2	1 (Trailing)	0 (Active high)
SPI_MODE3	1 (Trailing)	1 (Active low)

Table 95: SPI modes

### 6.22.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.

This mapping is according to the configuration specified in the PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated SPI master signal is not connected to any physical pin. The PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in [GPIO configuration](#) on page 381 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSEL.SCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSEL.MOSI	Output	0
MISO	As specified in PSEL.MISO	Input	Not applicable

Table 96: GPIO configuration

### 6.22.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.

Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in [Instantiation](#) on page 22 for details on peripherals and their IDs.

### 6.22.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.

Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in [SPI master transaction](#) on page 382. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the

same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 139: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.

The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see [SPI master transaction](#) on page 383. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 140: SPI master transaction

## 6.22.2 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	SPI	SPI0	SPI master 0	Deprecated
0x40004000	SPI	SPI1	SPI master 1	Deprecated
0x40023000	SPI	SPI2	SPI master 2	Deprecated

Table 97: Instances

Register	Offset	Description
EVENTS_READY	0x108	TXD byte sent and RXD byte received
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
CONFIG	0x554	Configuration register

Table 98: Register overview

### 6.22.2.1 EVENTS\_READY

Address offset: 0x108

TXD byte sent and RXD byte received

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_READY		TXD byte sent and RXD byte received																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.22.2.2 INTENSET

Address offset: 0x304

Enable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	READY		Write '1' to enable interrupt for event <span>READY</span>																															
		Set	1	Enable																															
		Disabled	0	Read: Disabled																															
		Enabled	1	Read: Enabled																															

### 6.22.2.3 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	READY		Write '1' to disable interrupt for event <span>READY</span>																															
		Clear	1	Disable																															
		Disabled	0	Read: Disabled																															
		Enabled	1	Read: Enabled																															

### 6.22.2.4 ENABLE

Address offset: 0x500

Enable SPI

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value	Description																														
A	RW	ENABLE			Enable or disable SPI																														
		Disabled	0	Disable SPI																															
		Enabled	1	Enable SPI																															

### 6.22.2.5 PSEL.SCK

Address offset: 0x508



Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																												A	A	A	A	A	A	A	A								
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value			Description																																	
A	R	RXD						RX data received. Double buffered																																			

### 6.22.2.9 TXD

Address offset: 0x51C

TXD register

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

### 6.22.2.10 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															

### 6.22.2.11 CONFIG

Address offset: 0x554

Configuration register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																	C	B	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value		Description																														
A	RW	ORDER			Bit order																														
		MsbFirst	0		Most significant bit shifted out first																														
		LsbFirst	1		Least significant bit shifted out first																														
B	RW	CPHA			Serial clock (SCK) phase																														
		Leading	0		Sample on leading edge of clock, shift serial data on trailing edge																														
		Trailing	1		Sample on trailing edge of clock, shift serial data on leading edge																														
C	RW	CPOL			Serial clock (SCK) polarity																														
		ActiveHigh	0		Active high																														
		ActiveLow	1		Active low																														

## 6.22.3 Electrical specification

### 6.22.3.1 SPI master interface electrical specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{\text{SPI}}$	Bit rates for SPI <sup>28</sup>			8 <sup>29</sup>	Mbps
$t_{\text{SPI,START}}$	Time from writing TXD register to transmission started		1		μs

### 6.22.3.2 Serial Peripheral Interface (SPI) Master timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$t_{\text{SPI,CSCK}}$	SCK period	125			ns
$t_{\text{SPI,RSCK,LD}}$	SCK rise time, standard drive <sup>a</sup>			$t_{\text{RF},25\text{pF}}$	
$t_{\text{SPI,RSCK,HD}}$	SCK rise time, high drive <sup>a</sup>			$t_{\text{HRF},25\text{pF}}$	
$t_{\text{SPI,FSCK,LD}}$	SCK fall time, standard drive <sup>a</sup>			$t_{\text{RF},25\text{pF}}$	
$t_{\text{SPI,FSCK,HD}}$	SCK fall time, high drive <sup>a</sup>			$t_{\text{HRF},25\text{pF}}$	
$t_{\text{SPI,WHSCK}}$	SCK high time <sup>a</sup>	$(t_{\text{CSCK}}/2)$			
		$- t_{\text{RSCK}}$			
$t_{\text{SPI,WLSCK}}$	SCK low time <sup>a</sup>	$(t_{\text{CSCK}}/2)$			
		$- t_{\text{FSCK}}$			
$t_{\text{SPI,SUMI}}$	MISO to CLK edge setup time	19			ns
$t_{\text{SPI,HMI}}$	CLK edge to MISO hold time	18			ns
$t_{\text{SPI,VMO}}$	CLK edge to MOSI valid			59	ns
$t_{\text{SPI,HMO}}$	MOSI hold time after CLK edge	20			ns

<sup>28</sup> High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

<sup>29</sup> The actual maximum data rate depends on the slave's CLK to MISO and MOSI setup and hold timings.

<sup>a</sup> At 25pF load, including GPIO capacitance, see GPIO spec.




Figure 141: SPI master timing diagram

## 6.23 SPIM — Serial peripheral interface master with EasyDMA

The SPI master can communicate with multiple SPI slaves using individual chip select signals for each slave.

Listed here are the main features for the SPIM

- EasyDMA direct transfer to/from RAM
- SPI mode 0-3
- Individual selection of I/O pins
- Optional D/CX output line for distinguishing between command and data bytes




Figure 142: SPIM — SPI master with EasyDMA

### 6.23.1 SPI master transaction sequence

An SPI master transaction is started by triggering the START task. When started, a number of bytes will be transmitted/received on MOSI/MISO.

The following figure illustrates an SPI master transaction:




Figure 143: SPI master transaction

The ENDTX is generated when all bytes in buffer `TXD.PTR` on page 401 are transmitted. The number of bytes in the transmit buffer is specified in register `TXD.MAXCNT` on page 401. The ENDRX event will be generated when buffer `RXD.PTR` on page 400 is full, that is when the number of bytes specified in register `RXD.MAXCNT` on page 400 have been received. The transaction stops automatically after all bytes have been transmitted/received. When the maximum number of bytes in receive buffer is larger than the number of bytes in the transmit buffer, the contents of register `ORC` on page 404 will be transmitted after the last byte in the transmit buffer has been transmitted.

The END event will be generated after both the ENDRX and ENDTX events have been generated.

The SPI master can be stopped in the middle of a transaction by triggering the STOP task. When triggering the STOP task the SPIM will complete the transmission/reception of the current byte before stopping. A STOPPED event is generated when the SPI master has stopped.

If the ENDTX event has not already been generated when the SPI master has come to a stop, the ENDTX event will be generated even if all bytes in the buffer `TXD.PTR` on page 401 have not been transmitted.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the ENDRX event will be generated even if the buffer `RXD.PTR` on page 400 is not full.

A transaction can be suspended and resumed using the SUSPEND and RESUME tasks, receptively. When the SUSPEND task is triggered the SPI master will complete transmitting and receiving the current ongoing byte before it is suspended.

### 6.23.2 D/CX functionality

Some SPI slaves, for example display drivers, require an additional signal from the SPI master to distinguish between command and data bytes. For display drivers this line is often called D/CX.

The SPIM provides support for such a D/CX output line. The D/CX line is set low during transmission of command bytes and high during transmission of data bytes.

The D/CX pin number is selected using `PSELDCX` on page 403 and the number of command bytes preceding the data bytes is configured using `DCXCNT` on page 403.

It is not allowed to write to the `DCXCNT` on page 403 during an ongoing transmission.




Figure 144: D/CX example. SPIM.DCXCNT = 1.

### 6.23.3 Pin configuration

The SCK, CSN, DCX, MOSI, and MISO signals associated with the SPIM are mapped to physical pins according to the configuration specified in the PSEL.n registers.

The contents of registers [PSEL.SCK](#) on page 398, [PSEL.CSN](#) on page 399, [PSELD CX](#) on page 403, [PSEL.MOSI](#) on page 399 and [PSEL.MISO](#) on page 399 are only used when the SPIM is enabled and retained only as long as the device is in System ON mode. The PSEL.n registers can only be configured when the SPIM is disabled. Enabling/disabling is done using register [ENABLE](#) on page 398.

To ensure correct behavior, the pins used by the SPIM must be configured in the GPIO peripheral as described in [GPIO configuration](#) on page 391 before the SPIM is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI master signal	SPI master pin	Direction	Output value	Comments
SCK	As specified in <a href="#">PSEL.SCK</a> on page 398	Output	Same as CONFIG.CPOL	
CSN	As specified in <a href="#">PSEL.CSN</a> on page 399	Output	Same as CONFIG.CPOL	
DCX	As specified in <a href="#">PSELD CX</a> on page 403	Output	1	
MOSI	As specified in <a href="#">PSEL.MOSI</a> on page 399	Output	0	
MISO	As specified in <a href="#">PSEL.MISO</a> on page 399	Input	Not applicable	

Table 99: GPIO configuration

Some SPIM instances do not support automatic control of CSN, and for those the available GPIO pins need to be used to control CSN directly. See [Instances](#) on page 393 for information about what features are supported in the various SPIM instances.

The SPIM supports SPI modes 0 through 3. The clock polarity (CPOL) and the clock phase (CPHA) are configured in register [CONFIG](#) on page 402.

Mode	Clock polarity	Clock phase
	CPOL	CPHA
SPI_MODE0	0 (Active High)	0 (Leading)
SPI_MODE1	0 (Active High)	1 (Trailing)
SPI_MODE2	1 (Active Low)	0 (Leading)
SPI_MODE3	1 (Active Low)	1 (Trailing)

Table 100: SPI modes

### 6.23.4 EasyDMA

The SPIM implements EasyDMA for accessing RAM without CPU involvement.

The SPIM peripheral implements the following EasyDMA channels:

Channel	Type	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 101: SPIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see [EasyDMA](#) on page 44.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next transmission immediately after having received the STARTED event.

The SPI master will automatically stop transmitting after TXD.MAXCNT bytes have been transmitted and RXD.MAXCNT bytes have been received. If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register. If TXD.MAXCNT is larger than RXD.MAXCNT, the superfluous received bytes will be discarded.

The ENDRX/ENDTX event indicate that EasyDMA has finished accessing respectively the RX/TX buffer in RAM. The END event gets generated when both RX and TX are finished accessing the buffers in RAM.

In the case of bus congestion as described in [AHB multilayer](#) on page 46, the behaviour of the EasyDMA channel will depend on the SPIM instance. Refer to [Instances](#) on page 393 for information about what behaviour is supported in the various instances.

### 6.23.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

## 6.23.6 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	SPIM	SPIM0	SPI master 0	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware CSN control (PSEL.CSN), stalling mechanism during AHB bus contention. Recommended GPIOs for SCK signal for 8 Mbps data rate, see Pin assignments section for your package.
0x40004000	SPIM	SPIM1	SPI master 1	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware CSN control (PSEL.CSN), stalling mechanism during AHB bus contention. Recommended GPIOs for SCK signal for 8 Mbps data rate, see Pin assignments section for your package.
0x40023000	SPIM	SPIM2	SPI master 2	Not supported: > 8 Mbps data rate, CSNPOL register, DCX functionality, IFTIMING.x registers, hardware CSN control (PSEL.CSN), stalling mechanism during AHB bus contention. Recommended GPIOs for SCK signal for 8 Mbps data rate, see Pin assignments section for your package.
0x4002F000	SPIM	SPIM3	SPI master 3	

Table 102: Instances

Register	Offset	Description
TASKS_START	0x010	Start SPI transaction
TASKS_STOP	0x014	Stop SPI transaction
TASKS_SUSPEND	0x01C	Suspend SPI transaction
TASKS_RESUME	0x020	Resume SPI transaction
EVENTS_STOPPED	0x104	SPI transaction has stopped
EVENTS_ENDRX	0x110	End of RXD buffer reached
EVENTS_END	0x118	End of RXD buffer and TXD buffer reached
EVENTS_ENDTX	0x120	End of TXD buffer reached
EVENTS_STARTED	0x14C	Transaction started
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STALLSTAT	0x400	Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU.
ENABLE	0x500	Enable SPIM
PSEL.SCK	0x508	Pin select for SCK
PSEL.MOSI	0x50C	Pin select for MOSI signal
PSEL.MISO	0x510	Pin select for MISO signal
PSEL.CSN	0x514	Pin select for CSN
FREQUENCY	0x524	SPI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer

Register	Offset	Description
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
IFTIMING.RXDELAY	0x560	Sample delay for input serial data on MISO
IFTIMING.CSNDUR	0x564	Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions
CSNPOL	0x568	Polarity of CSN output
PSELDCX	0x56C	Pin select for DCX signal
DCXCNT	0x570	DCX configuration
ORC	0x5C0	Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT

Table 103: Register overview

### 6.23.6.1 TASKS\_START

Address offset: 0x010

Start SPI transaction

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																																						A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Accs Field	Value ID	Value		Description																																		
A	W	TASKS_START			Start SPI transaction																																		
		Trigger	1		Trigger task																																		

### 6.23.6.2 TASKS\_STOP

Address offset: 0x014

Stop SPI transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_STOP		Stop SPI transaction																															
		Trigger	1	Trigger task																															

### 6.23.6.3 TASKS\_SUSPEND

Address offset: 0x01C

Suspend SPI transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	W	TASKS_SUSPEND				Suspend SPI transaction																													
			Trigger	1	Trigger task																														

### 6.23.6.4 TASKS\_RESUME

Address offset: 0x020

Resume SPI transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_RESUME		Resume SPI transaction																															
		Trigger	1	Trigger task																															

### 6.23.6.5 EVENTS\_STOPPED

Address offset: 0x104

SPI transaction has stopped

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A																																		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value	Description																																		
A	RW	EVENTS_STOPPED		SPI transaction has stopped																																		
		NotGenerated	0	Event not generated																																		
		Generated	1	Event generated																																		

### 6.23.6.6 EVENTS\_ENDRX

Address offset: 0x110

End of RXD buffer reached

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A																																		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field		Value ID	Value		Description																																
A	RW		EVENTS_ENDRX				End of RXD buffer reached																															
			NotGenerated		0		Event not generated																															
			Generated		1		Event generated																															

### 6.23.6.7 EVENTS\_END

Address offset: 0x118

End of RXD buffer and TXD buffer reached

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_END		End of RXD buffer and TXD buffer reached																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.23.6.8 EVENTS\_ENDTX

Address offset: 0x120

End of TXD buffer reached

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ENDTX		End of TXD buffer reached																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.23.6.9 EVENTS\_STARTED

Address offset: 0x14C

Transaction started

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value ID	Value	Description																															
A	RW	EVENTS_STARTED			Transaction started																															
			NotGenerated	0	Event not generated																															
			Generated	1	Event generated																															

### 6.23.6.10 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	END_START			Shortcut between event <b>END</b> and task <b>START</b>																													
		Disabled	0		Disable shortcut																													
		Enabled	1		Enable shortcut																													

### 6.23.6.11 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																
ID			E																D				C		B		A								
Reset 0x00000000			0 0																																
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	STOPPED				Write '1' to enable interrupt for event <a href="#">STOPPED</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
B	RW	ENDRX				Write '1' to enable interrupt for event <a href="#">ENDRX</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
C	RW	END				Write '1' to enable interrupt for event <a href="#">END</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
D	RW	ENDTX				Write '1' to enable interrupt for event <a href="#">ENDTX</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														
E	RW	STARTED				Write '1' to enable interrupt for event <a href="#">STARTED</a>																													
			Set	1	Enable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

### 6.23.6.12 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			E																D				C		B		A		0					
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	STOPPED				Write '1' to disable interrupt for event <span>STOPPED</span>																												
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	ENDRX				Write '1' to disable interrupt for event <span>ENDRX</span>																												
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	END				Write '1' to disable interrupt for event <span>END</span>																												
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	ENDTX				Write '1' to disable interrupt for event <span>ENDTX</span>																												
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
E	RW	STARTED				Write '1' to disable interrupt for event <span>STARTED</span>																												
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				E																D				C		B		A							
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID		Value				Description																											
		Enabled		1				Read: Enabled																											

### 6.23.6.13 STALLSTAT

Address offset: 0x400

Stall status for EasyDMA RAM accesses. The fields in this register is set to STALL by hardware whenever a stall occurs and can be cleared (set to NOSTALL) by the CPU.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																			B	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field	Value ID	Value		Description																															
A	RW TX		[1..0]		Stall status for EasyDMA RAM reads																															
		NOSTALL	0		No stall																															
		STALL	1		A stall has occurred																															
B	RW RX		[1..0]		Stall status for EasyDMA RAM writes																															
		NOSTALL	0		No stall																															
		STALL	1		A stall has occurred																															

### 6.23.6.14 ENABLE

Address offset: 0x500

Enable SPIM

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value		Description																													
A	RW	ENABLE				Enable or disable SPIM																													
			Disabled	0		Disable SPIM																													
			Enabled	7		Enable SPIM																													

### 6.23.6.15 PSEL.SCK

Address offset: 0x508

Pin select for SCK

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																													
ID				C																								B												A	A	A	A	A																				
Reset 0xFFFFFFFF				1																																1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	Acce Field		Value ID	Value				Description																																																								
A	RW PIN			[0..31]				Pin number																																																								
B	RW PORT			[0..1]				Port number																																																								
C	RW CONNECT							Connection																																																								
			Disconnected	1				Disconnect																																																								
			Connected	0				Connect																																																								

### 6.23.6.16 PSEL.MOSI

Address offset: 0x50C

Pin select for MOSI signal

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

### 6.23.6.17 PSEL.MISO

Address offset: 0x510

Pin select for MISO signal

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

### 6.23.6.18 PSEL.CSN

Address offset: 0x514

Pin select for CSN

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

### 6.23.6.19 FREQUENCY

Address offset: 0x524

SPI frequency. Accuracy depends on the HFCLK source selected.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
Reset 0x04000000			0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value			Description																																
A	RW	FREQUENCY				SPI master data rate																																
		K125	0x02000000			125 kbps																																
		K250	0x04000000			250 kbps																																
		K500	0x08000000			500 kbps																																
		M1	0x10000000			1 Mbps																																
		M2	0x20000000			2 Mbps																																
		M4	0x40000000			4 Mbps																																
		M8	0x80000000			8 Mbps																																
		M16	0x0A000000			16 Mbps																																
		M32	0x14000000			32 Mbps																																

### 6.23.6.20 RXD.PTR

Address offset: 0x534

Data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	RW	PTR		Data pointer																															

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.23.6.21 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																														
ID			A A																														
Reset 0x00000000			0 0																														
ID	Acce Field	Value ID	Value															Description															
A	RW	MAXCNT	[0..0xFFFF]															Maximum number of bytes in receive buffer															

### 6.23.6.22 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value				Description																													
A	R	AMOUNT	[0..0xFFFF]				Number of bytes transferred in the last transaction																													

### 6.23.6.23 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A A	
Reset 0x00000000		0 0	
ID	Acces Field	Value ID	Description
A	RW LIST		List type
		Disabled	0 Disable EasyDMA list
		ArrayList	1 Use array list

### 6.23.6.24 TXD.PTR

Address offset: 0x544

Data pointer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A A	
Reset 0x00000000		0 0	
ID	Acces Field	Value ID	Description
A	RW PTR		Data pointer

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.23.6.25 TXD.MAXCNT

Address offset: 0x548

Number of bytes in transmit buffer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A A	
Reset 0x00000000		0 0	
ID	Acces Field	Value ID	Description
A	RW MAXCNT		[0..0xFFFF] Maximum number of bytes in transmit buffer

### 6.23.6.26 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ID		A A	
Reset 0x00000000		0 0	
ID	Acces Field	Value ID	Description
A	R AMOUNT		[0..0xFFFF] Number of bytes transferred in the last transaction

### 6.23.6.27 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW LIST				List type																													
		Disabled	0		Disable EasyDMA list																													
		ArrayList	1		Use array list																													

### 6.23.6.28 CONFIG

Address offset: 0x554

Configuration register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																	C	B	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value ID		Value	Description																													
A	RW	ORDER				Bit order																													
			MsbFirst		0	Most significant bit shifted out first																													
			LsbFirst		1	Least significant bit shifted out first																													
B	RW	CPHA				Serial clock (SCK) phase																													
			Leading		0	Sample on leading edge of clock, shift serial data on trailing edge																													
			Trailing		1	Sample on trailing edge of clock, shift serial data on leading edge																													
C	RW	CPOL				Serial clock (SCK) polarity																													
			ActiveHigh		0	Active high																													
			ActiveLow		1	Active low																													

### 6.23.6.29 IFTIMING.RXDELAY

Address offset: 0x560

Sample delay for input serial data on MISO

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A																															
Reset 0x00000002			0 1 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW RXDELAY		[7..0]	Sample delay for input serial data on MISO. The value specifies the number of 64 MHz clock cycles (15.625 ns) delay from the the sampling edge of SCK (leading edge for CONFIG.CPHA = 0, trailing edge for CONFIG.CPHA = 1) until the input serial data is sampled. As an example, if RXDELAY = 0 and CONFIG.CPHA = 0, the input serial data is sampled on the rising edge of SCK.																														

### 6.23.6.30 IFTIMING.CSNDUR

Address offset: 0x564

Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID																														A A A A A A A A							
Reset 0x00000002		0 1 0																																			
ID	Acce Field	Value ID	Value	Description																																	
A	RW CSNDUR		[0xFF..0]	Minimum duration between edge of CSN and edge of SCK and minimum duration CSN must stay high between transactions. The value is specified in number of 64 MHz clock cycles (15.625 ns).																																	

### 6.23.6.31 CSNPOL

Address offset: 0x568

Polarity of CSN output

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW CSNPOL			Polarity of CSN output																														
		LOW	0	Active low (idle state high)																														
		HIGH	1	Active high (idle state low)																														

### 6.23.6.32 PSELDCX

Address offset: 0x56C

Pin select for DCX signal

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID			C																												B A A A A A A A							
Reset 0xFFFFFFFF			1 1																																			
ID	Acce Field	Value ID	Value	Description																																		
A	RW PIN		[0..31]	Pin number																																		
B	RW PORT		[0..1]	Port number																																		
C	RW CONNECT			Connection																																		
		Disconnected	1	Disconnect																																		
		Connected	0	Connect																																		

### 6.23.6.33 DCXCNT

Address offset: 0x570

DCX configuration

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
ID				A																																A	A	A																									
Reset 0x00000000				0																																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																																																							
A	RW	DCXCNT		0x0..0xF				This register specifies the number of command bytes preceding the data bytes. The PSEL.DCX line will be low during transmission of command bytes and high during transmission of data bytes. Value 0xF indicates that all bytes are command bytes.																																																							

### 6.23.6.34 ORC

Address offset: 0x5C0

Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A A A A A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW ORC			Byte transmitted after TXD.MAXCNT bytes have been transmitted in the case when RXD.MAXCNT is greater than TXD.MAXCNT.																															

## 6.23.7 Electrical specification

### 6.23.7.1 Timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{\text{SPIM}}$	Bit rates for SPIM <sup>30</sup>			32	Mbps
$t_{\text{SPIM,START}}$	Time from START task to transmission started		1		$\mu\text{s}$
$t_{\text{SPIM,CCLK}}$	SCK period	31.25			ns
$t_{\text{SPIM,RSCK,LD}}$	SCK rise time, standard drive <sup>31</sup>			$t_{\text{RF},25\text{pF}}$	
$t_{\text{SPIM,RSCK,HD}}$	SCK rise time, high drive <sup>31</sup>			$t_{\text{HRF},25\text{pF}}$	
$t_{\text{SPIM,FSCK,LD}}$	SCK fall time, standard drive <sup>31</sup>			$t_{\text{RF},25\text{pF}}$	
$t_{\text{SPIM,FSCK,HD}}$	SCK fall time, high drive <sup>31</sup>			$t_{\text{HRF},25\text{pF}}$	
$t_{\text{SPIM,WHSCK}}$	SCK high time <sup>31</sup>	$(t_{\text{CCLK}}/2)$ – $t_{\text{RSCK}}$			
$t_{\text{SPIM,WLSCK}}$	SCK low time <sup>31</sup>	$(t_{\text{CCLK}}/2)$ – $t_{\text{FSCK}}$			
$t_{\text{SPIM,SUMI}}$	MISO to CLK edge setup time	19			ns
$t_{\text{SPIM,HMI}}$	CLK edge to MISO hold time	18			ns
$t_{\text{SPIM,VMO}}$	CLK edge to MOSI valid, SCK frequency $\leq 8$ MHz			59	ns
$t_{\text{SPIM,VMO,HS}}$	CLK edge to MOSI valid, SCK frequency $> 8$ MHz			8	ns
$t_{\text{SPIM,HMO}}$	MOSI hold time after CLK edge	20			ns

<sup>30</sup> High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

<sup>31</sup> At 25pF load, including GPIO pin capacitance, see GPIO spec.




Figure 145: SPIM timing diagram

## 6.24 SPIS — Serial peripheral interface slave with EasyDMA

SPI slave (SPIS) is implemented with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware-based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 146: SPI slave

The SPIS supports SPI modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode	Clock polarity	Clock phase
	CPOL	CPHA
SPI_MODE0	0 (Active High)	0 (Trailing Edge)
SPI_MODE1	0 (Active High)	1 (Leading Edge)
SPI_MODE2	1 (Active Low)	0 (Trailing Edge)
SPI_MODE3	1 (Active Low)	1 (Leading Edge)

Table 104: SPI modes

### 6.24.1 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used.

Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in [Instantiation](#) on page 22 shows which peripherals have the same ID as the SPI slave.

### 6.24.2 EasyDMA

The SPIS implements EasyDMA for accessing RAM without CPU involvement.

The SPIS peripheral implements the following EasyDMA channels:

Channel	Type	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 105: SPIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see [EasyDMA](#) on page 44.

If RXD.MAXCNT is larger than TXD.MAXCNT, the remaining transmitted bytes will contain the value defined in the ORC register.

The END event indicates that EasyDMA has finished accessing the buffer in RAM.

### 6.24.3 SPI slave operation

SPI slave uses two memory pointers, RXD.PTR and TXD.PTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

See [SPI transaction when shortcut between END and ACQUIRE is enabled](#) on page 408.

Before the CPU can safely update the RXD.PTR and TXD.PTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXD.PTR and TXD.PTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering

the RELEASE task. This is illustrated in [SPI transaction when shortcut between END and ACQUIRE is enabled](#) on page 408. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXD.PTR register, the TXD.PTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in [SPI transaction when shortcut between END and ACQUIRE is enabled](#) on page 408, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXD.PTR and RXD.PTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END\_ACQUIRE shortcut can be used. With this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END\_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The RXD.AMOUNT and TXD.AMOUNT registers are updated when a granted transaction is completed. The TXD.AMOUNT register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the RXD.AMOUNT register indicates how many bytes were written into the RX buffer in the last transaction.

The ENDRX event is generated when the RX buffer has been filled.




Figure 147: SPI transaction when shortcut between END and ACQUIRE is enabled

#### 6.24.4 Pin configuration

The CSN, SCK, MOSI, and MISO signals associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers respectively. If the CONNECT field of any of these registers is set to Disconnected, the associated SPI slave signal will not be connected to any physical pins.

The PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see [POWER — Power supply](#) on page 58 chapter for more information about power modes. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNFG[n] register. PSEL.CSN, PSEL.SCK, PSEL.MOSI, and PSEL.MISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in [GPIO configuration before enabling peripheral](#) on page 409 before enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled, or if the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

SPI signal	SPI pin	Direction	Output value	Comment
CSN	As specified in PSEL.CSN	Input	Not applicable	
SCK	As specified in PSEL.SCK	Input	Not applicable	
MOSI	As specified in PSEL.MOSI	Input	Not applicable	
MISO	As specified in PSEL.MISO	Input	Not applicable	Emulates that the SPI slave is not selected.

Table 106: GPIO configuration before enabling peripheral

## 6.24.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	SPIS	SPIS0	SPI slave 0	
0x40004000	SPIS	SPIS1	SPI slave 1	
0x40023000	SPIS	SPIS2	SPI slave 2	

Table 107: Instances

Register	Offset	Description	
TASKS_ACQUIRE	0x024	Acquire SPI semaphore	
TASKS_RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it	
EVENTS_END	0x104	Granted transaction completed	
EVENTS_ENDRX	0x110	End of RXD buffer reached	
EVENTS_ACQUIRED	0x128	Semaphore acquired	
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
SEMSTAT	0x400	Semaphore status register	
STATUS	0x440	Status from last transaction	
ENABLE	0x500	Enable SPI slave	
PSEL.SCK	0x508	Pin select for SCK	
PSEL.MISO	0x50C	Pin select for MISO signal	
PSEL.MOSI	0x510	Pin select for MOSI signal	
PSEL.CSN	0x514	Pin select for CSN signal	
PSELSCK	0x508	Pin select for SCK	Deprecated
PSELMISO	0x50C	Pin select for MISO	Deprecated
PSELMOSI	0x510	Pin select for MOSI	Deprecated
PSELCSN	0x514	Pin select for CSN	Deprecated
RXDPTR	0x534	RXD data pointer	Deprecated
MAXRX	0x538	Maximum number of bytes in receive buffer	Deprecated
AMOUNTRX	0x53C	Number of bytes received in last granted transaction	Deprecated
RXD.PTR	0x534	RXD data pointer	
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer	
RXD.AMOUNT	0x53C	Number of bytes received in last granted transaction	
RXD.LIST	0x540	EasyDMA list type	
TXDPTR	0x544	TXD data pointer	Deprecated
MAXTX	0x548	Maximum number of bytes in transmit buffer	Deprecated
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction	Deprecated
TXD.PTR	0x544	TXD data pointer	
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer	
TXD.AMOUNT	0x54C	Number of bytes transmitted in last granted transaction	

Register	Offset	Description
TXD.LIST	0x550	EasyDMA list type
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

Table 108: Register overview

### 6.24.5.1 TASKS\_ACQUIRE

Address offset: 0x024

Acquire SPI semaphore

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W TASKS_ACQUIRE			Acquire SPI semaphore																															
		Trigger	1	Trigger task																															

### 6.24.5.2 TASKS\_RELEASE

Address offset: 0x028

Release SPI semaphore, enabling the SPI slave to acquire it

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	W TASKS_RELEASE			Release SPI semaphore, enabling the SPI slave to acquire it																														
		Trigger	1	Trigger task																														

### 6.24.5.3 EVENTS\_END

Address offset: 0x104

Granted transaction completed

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_END		Granted transaction completed																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.24.5.4 EVENTS\_ENDRX

Address offset: 0x110

End of RXD buffer reached

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ENDRX		End of RXD buffer reached																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.24.5.5 EVENTS\_ACQUIRED

Address offset: 0x128

Semaphore acquired

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ACQUIRED		Semaphore acquired																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.24.5.6 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	END_ACQUIRE			Shortcut between event <span>END</span> and task <span>ACQUIRE</span>																													
		Disabled	0	Disable shortcut																														
		Enabled	1	Enable shortcut																														

### 6.24.5.7 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																											C				B				A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value ID		Value		Description																													
A	RW	END					Write '1' to enable interrupt for event <a href="#">END</a>																													
			Set		1		Enable																													
			Disabled		0		Read: Disabled																													
			Enabled		1		Read: Enabled																													
B	RW	ENDRX					Write '1' to enable interrupt for event <a href="#">ENDRX</a>																													
			Set		1		Enable																													
			Disabled		0		Read: Disabled																													
			Enabled		1		Read: Enabled																													
C	RW	ACQUIRED					Write '1' to enable interrupt for event <a href="#">ACQUIRED</a>																													

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																							
ID																																C				B				A			
Reset 0x00000000				0 0																																							
ID	Acce Field	Value ID	Value	Description																																							
		Set	1	Enable																																							
		Disabled	0	Read: Disabled																																							
		Enabled	1	Read: Enabled																																							

### 6.24.5.8 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																		C								B				A			
Reset 0x00000000		0 0																															
ID	Acce Field	Value ID		Value	Description																												
A	RW	END			Write '1' to disable interrupt for event <a href="#">END</a>																												
		Clear		1	Disable																												
		Disabled		0	Read: Disabled																												
		Enabled		1	Read: Enabled																												
B	RW	ENDRX			Write '1' to disable interrupt for event <a href="#">ENDRX</a>																												
		Clear		1	Disable																												
		Disabled		0	Read: Disabled																												
		Enabled		1	Read: Enabled																												
C	RW	ACQUIRED			Write '1' to disable interrupt for event <a href="#">ACQUIRED</a>																												
		Clear		1	Disable																												
		Disabled		0	Read: Disabled																												
		Enabled		1	Read: Enabled																												

### 6.24.5.9 SEMSTAT

Address offset: 0x400

Semaphore status register

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																														A		A	
Reset 0x00000001		0 0																														1	
ID	Acce Field	Value ID		Value	Description																												
A	R	SEMSTAT			Semaphore status																												
		Free		0	Semaphore is free																												
		CPU		1	Semaphore is assigned to CPU																												
		SPIS		2	Semaphore is assigned to SPI slave																												
		CPUPending		3	Semaphore is assigned to SPI but a handover to the CPU is pending																												

### 6.24.5.10 STATUS

Address offset: 0x440

Status from last transaction

Individual bits are cleared by writing a '1' to the bits that shall be cleared

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
ID																																						B	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce	Field	Value	ID	Value	Description																																		
A	RW	OVERREAD				TX buffer over-read detected, and prevented																																		
		NotPresent	0			Read: error not present																																		
		Present	1			Read: error present																																		
		Clear	1			Write: clear error on writing '1'																																		
B	RW	OVERFLOW				RX buffer overflow detected, and prevented																																		
		NotPresent	0			Read: error not present																																		
		Present	1			Read: error present																																		
		Clear	1			Write: clear error on writing '1'																																		

#### 6.24.5.11 ENABLE

Address offset: 0x500

### Enable SPI slave

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																								A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value			Description																																		
A	RW	ENABLE									Enable or disable SPI slave																																	
			Disabled			0			Disable SPI slave																																			
			Enabled			2			Enable SPI slave																																			

#### 6.24.5.12 PSEL.SCK

Address offset: 0x508

### Pin select for SCK

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID			C																								B				A	A	A	A	A
Reset 0xFFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
ID	Acce Field	Value ID	Value				Description																												
A	RW PIN		[0..31]				Pin number																												
B	RW PORT		[0..1]				Port number																												
C	RW CONNECT						Connection																												
		Disconnected	1				Disconnect																												
		Connected	0				Connect																												

#### 6.24.5.13 PSEL.MISO

Address offset: 0x50C

### Pin select for MISO signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			C																															
Reset 0xFFFFFFFF			1																															
ID	Acce Field	Value ID	Value				Description																											
A	RW PIN		[0..31]				Pin number																											
B	RW PORT		[0..1]				Port number																											
C	RW CONNECT						Connection																											
		Disconnected	1				Disconnect																											
		Connected	0				Connect																											

#### 6.24.5.14 PSEL.MOSI

Address offset: 0x510

### Pin select for MOSI signal

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID				C																												B				A	A	A	A
Reset 0xFFFFFFFF				1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
ID	Acce	Field	Value	ID	Value	Description																																	
A	RW	PIN			[0..31]	Pin number																																	
B	RW	PORT			[0..1]	Port number																																	
C	RW	CONNECT				Connection																																	
			Disconnected		1	Disconnect																																	
			Connected		0	Connect																																	

#### 6.24.5.15 PSEL.CSN

Address offset: 0x514

### Pin select for CSN signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID			C																												B	A	A	A	A	A
Reset 0xFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
ID	Acce Field	Value ID	Value				Description																													
A	RW PIN		[0..31]				Pin number																													
B	RW PORT		[0..1]				Port number																													
C	RW CONNECT						Connection																													
		Disconnected	1				Disconnect																													
		Connected	0				Connect																													

#### 6.24.5.16 PSELCK ( Deprecated )

Address offset: 0x508

### Pin select for SCK

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0xFFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	Acce Field	Value ID	Value				Description																											
A	RW	PSELCK	[0..31]				Pin number configuration for SPI SCK signal																											
		Disconnected	0xFFFFFFFF				Disconnect																											

### 6.24.5.17 PSELMISO ( Deprecated )

Address offset: 0x50C

Pin select for MISO

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value																Description															
A	RW PSELMISO		[0..31]																Pin number configuration for SPI MISO signal															
		Disconnected	0xFFFFFFFF																Disconnect															

### 6.24.5.18 PSELMOSI ( Deprecated )

Address offset: 0x510

Pin select for MOSI

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value																Description															
A	RW PSELMOSI		[0..31]																Pin number configuration for SPI MOSI signal															
		Disconnected	0xFFFFFFFF																Disconnect															

### 6.24.5.19 PSELCSN ( Deprecated )

Address offset: 0x514

Pin select for CSN

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PSELCSN		[0..31]	Pin number configuration for SPI CSN signal																														
		Disconnected	0xFFFFFFFF	Disconnect																														

### 6.24.5.20 RXDPTR ( Deprecated )

Address offset: 0x534

RXD data pointer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	RW RXDPTR																		RXD data pointer															

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.21 MAXRX ( Deprecated )

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																			A A A A A A A A A A A A A A A A															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	RW MAXRX		[0..0xFFFF]																Maximum number of bytes in receive buffer															

### 6.24.5.22 AMOUNTRX ( Deprecated )

Address offset: 0x53C

Number of bytes received in last granted transaction

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																			A A A A A A A A A A A A A A A A															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	R AMOUNTRX		[0..0xFFFF]	Number of bytes received in the last granted transaction																														

### 6.24.5.23 RXD.PTR

Address offset: 0x534

RXD data pointer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	RW PTR																		RXD data pointer															

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.24 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID																A A A A A A A A A A A A A A A A																					
Reset 0x00000000		0 0																																			
ID	Acce Field	Value ID	Value	Description																																	
A	RW MAXCNT		[0..0xFFFF]	Maximum number of bytes in receive buffer																																	

### 6.24.5.25 RXD.AMOUNT

Address offset: 0x53C

Number of bytes received in last granted transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	R	AMOUNT			[0..0xFFFF]		Number of bytes received in the last granted transaction																														

### 6.24.5.26 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

### 6.24.5.27 TXDPTR ( Deprecated )

Address offset: 0x544

TXD data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	RW TXDPTR							TXD data pointer																											

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.28 MAXTX ( Deprecated )

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value		Description																															
A	RW	MAXTX		[0..0xFFFF]		Maximum number of bytes in transmit buffer																															

### 6.24.5.29 AMOUNTTX ( Deprecated )

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	R	AMOUNTTX		[0..0xFFFF]				Number of bytes transmitted in last granted transaction																											

### 6.24.5.30 TXD.PTR

Address offset: 0x544

TXD data pointer

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	PTR				TXD data pointer																													

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.24.5.31 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	RW	MAXCNT			[0..0xFFFF]		Maximum number of bytes in transmit buffer																														

### 6.24.5.32 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transmitted in last granted transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	R	AMOUNT			[0..0xFFFF]		Number of bytes transmitted in last granted transaction																														

### 6.24.5.33 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW LIST				List type																													
		Disabled	0		Disable EasyDMA list																													
		ArrayList	1		Use array list																													

### 6.24.5.34 CONFIG

Address offset: 0x554

Configuration register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																	C	B	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value ID		Value	Description																													
A	RW	ORDER				Bit order																													
			MsbFirst		0	Most significant bit shifted out first																													
			LsbFirst		1	Least significant bit shifted out first																													
B	RW	CPHA				Serial clock (SCK) phase																													
			Leading		0	Sample on leading edge of clock, shift serial data on trailing edge																													
			Trailing		1	Sample on trailing edge of clock, shift serial data on leading edge																													
C	RW	CPOL				Serial clock (SCK) polarity																													
			ActiveHigh		0	Active high																													
			ActiveLow		1	Active low																													

### 6.24.5.35 DEF

Address offset: 0x55C

Default character. Character clocked out in case of an ignored transaction.

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																A	A	A	A	A	A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID		Value	Description																																
A	RW DEF				Default character. Character clocked out in case of an ignored transaction.																																

### 6.24.5.36 ORC

Address offset: 0x5C0

Over-read character

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																A	A	A	A	A	A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID		Value	Description																																
A	RW ORC				Over-read character. Character clocked out after an over-read of the transmit buffer.																																

## 6.24.6 Electrical specification

### 6.24.6.1 SPIS slave interface electrical specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{\text{SPIS}}$	Bit rates for SPIS <sup>32</sup>			8 <sup>33</sup>	Mbps
$t_{\text{SPIS,START}}$	Time from RELEASE task to receive/transmit (CSN active)		0.125		$\mu\text{s}$

### 6.24.6.2 Serial Peripheral Interface Slave (SPIS) timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$t_{\text{SPIS,CCKIN}}$	SCK input period	125			ns
$t_{\text{SPIS,RFCKIN}}$	SCK input rise/fall time			30	ns
$t_{\text{SPIS,WHCKIN}}$	SCK input high time	30			ns
$t_{\text{SPIS,WLCKIN}}$	SCK input low time	30			ns
$t_{\text{SPIS,SUCSN}}$	CSN to CLK setup time	1000			ns
$t_{\text{SPIS,HCSN}}$	CLK to CSN hold time	1000			ns
$t_{\text{SPIS,ASA}}$	CSN to MISO driven	0			ns
$t_{\text{SPIS,ASO}}$	CSN to MISO valid <sup>34</sup>			1000	ns
$t_{\text{SPIS,DISSO}}$	CSN to MISO disabled <sup>34</sup>			68	ns
$t_{\text{SPIS,CWH}}$	CSN inactive time	300			ns
$t_{\text{SPIS,VSO}}$	CLK edge to MISO valid			19	ns
$t_{\text{SPIS,HSD}}$	MISO hold time after CLK edge	18 <sup>35</sup>			ns
$t_{\text{SPIS,SUSI}}$	MOSI to CLK edge setup time	59			ns
$t_{\text{SPIS,HSI}}$	CLK edge to MOSI hold time	20			ns

<sup>32</sup> High bit rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.

<sup>33</sup> The actual maximum data rate depends on the master's CLK to MISO and MOSI setup and hold timings.

<sup>34</sup> At 25pF load, including GPIO capacitance, see GPIO spec.

<sup>35</sup> This is to ensure compatibility to SPI masters sampling MISO on the same edge as MOSI is output




Figure 148: SPIS timing diagram




Figure 149: Common SPIM and SPIS timing diagram

## 6.25 SWI — Software interrupts

A set of interrupts have been reserved for use as software interrupts.

### 6.25.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40014000	SWI	SWI0	Software interrupt 0	
0x40015000	SWI	SWI1	Software interrupt 1	
0x40016000	SWI	SWI2	Software interrupt 2	
0x40017000	SWI	SWI3	Software interrupt 3	
0x40018000	SWI	SWI4	Software interrupt 4	
0x40019000	SWI	SWI5	Software interrupt 5	

Table 109: Instances

## 6.26 TEMP — Temperature sensor

The temperature sensor measures die temperature over the temperature range of the device. Linearity compensation can be implemented if required by the application.

Listed here are the main features for TEMP:

- Temperature range is greater than or equal to operating temperature of the device
- Resolution is 0.25 degrees

TEMP is started by triggering the START task.

When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register.

To achieve the measurement accuracy stated in the electrical specification, the crystal oscillator must be selected as the HFCLK source, see [CLOCK — Clock control](#) on page 80 for more information.

When the temperature measurement is completed, TEMP analog electronics power down to save power.

TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

### 6.26.1 Registers

Base address	Peripheral	Instance	Description	Configuration
0x4000C000	TEMP	TEMP	Temperature sensor	

Table 110: Instances

Register	Offset	Description
TASKS_START	0x000	Start temperature measurement
TASKS_STOP	0x004	Stop temperature measurement
EVENTS_DATARDY	0x100	Temperature measurement complete, data ready
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C (0.25° steps)
A0	0x520	Slope of first piecewise linear function

Register	Offset	Description
A1	0x524	Slope of second piecewise linear function
A2	0x528	Slope of third piecewise linear function
A3	0x52C	Slope of fourth piecewise linear function
A4	0x530	Slope of fifth piecewise linear function
A5	0x534	Slope of sixth piecewise linear function
B0	0x540	y-intercept of first piecewise linear function
B1	0x544	y-intercept of second piecewise linear function
B2	0x548	y-intercept of third piecewise linear function
B3	0x54C	y-intercept of fourth piecewise linear function
B4	0x550	y-intercept of fifth piecewise linear function
B5	0x554	y-intercept of sixth piecewise linear function
T0	0x560	End point of first piecewise linear function
T1	0x564	End point of second piecewise linear function
T2	0x568	End point of third piecewise linear function
T3	0x56C	End point of fourth piecewise linear function
T4	0x570	End point of fifth piecewise linear function

Table 111: Register overview

### 6.26.1.1 TASKS\_START

Address offset: 0x000

Start temperature measurement

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_START		Start temperature measurement																															
		Trigger	1	Trigger task																															

### 6.26.1.2 TASKS\_STOP

Address offset: 0x004

Stop temperature measurement

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																
ID				A																																
Reset 0x00000000				0 0																																
ID	Acces	Field	Value ID	Value	Description																															
A	W	TASKS_STOP			Stop temperature measurement																															
			Trigger	1	Trigger task																															

### 6.26.1.3 EVENTS\_DATARDY

Address offset: 0x100

Temperature measurement complete, data ready

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																				A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_DATARDY		Temperature measurement complete, data ready																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

#### 6.26.1.4 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	DATARDY		Write '1' to enable interrupt for event <span>DATARDY</span>																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

#### 6.26.1.5 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value	Description																														
A	RW	DATARDY			Write '1' to disable interrupt for event <a href="#">DATARDY</a>																														
			Clear	1	Disable																														
			Disabled	0	Read: Disabled																														
			Enabled	1	Read: Enabled																														

#### 6.26.1.6 TEMP

Address offset: 0x508

Temperature in °C (0.25° steps)

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	R	TEMP						Temperature in °C (0.25° steps)																											
								Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C steps.																											
								Decision point: DATARDY																											

### 6.26.1.7 A0

Address offset: 0x520

Slope of first piecewise linear function

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																														A	A	A	A	A	A	A	A	A	A	A	A			
Reset 0x00000326										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	1	0	0	1	1	0
ID	Acce Field		Value ID			Value			Description																																			
A	RW A0					Slope of first piecewise linear function																																						

### 6.26.1.8 A1

Address offset: 0x524

Slope of second piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																											A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000348				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	0	1	0	0	0										
ID	Acce	Field		Value ID				Value				Description																																		
A	RW	A1										Slope of second piecewise linear function																																		

### 6.26.1.9 A2

Address offset: 0x528

Slope of third piecewise linear function

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																									A	A	A	A	A	A	A	A	A	
Reset 0x000003AA		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1	0	1	0	1	0
ID	Acce Field	Value ID		Value		Description																												
A	RW	A2				Slope of third piecewise linear function																												

### 6.26.1.10 A3

Address offset: 0x52C

Slope of fourth piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																											A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x0000040E				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	1	0										
ID	Acce	Field		Value		ID	Value		Description																																					
A	RW	A3							Slope of fourth piecewise linear function																																					

### 6.26.1.11 A4

Address offset: 0x530

Slope of fifth piecewise linear function

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
ID																								A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x000004BD			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	1	1	1	0	1					
ID	Acce Field	Value ID	Value				Description																																	
A	RW	A4	Slope of fifth piecewise linear function																																					

### 6.26.1.12 A5

Address offset: 0x534

Slope of sixth piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x000005A3				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1	0	0	0	1	1										
ID	Acce Field		Value ID	Value		Description																																								
A	RW A5			Slope of sixth piecewise linear function																																										

### 6.26.1.13 B0

Address offset: 0x540

y-intercept of first piecewise linear function

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
ID																							A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00003FEF			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1						
ID	Acce Field	Value ID	Value										Description																												
A	RW	B0											y-intercept of first piecewise linear function																												

### 6.26.1.14 B1

Address offset: 0x544

y-intercept of second piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																							A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00003FBE				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1	0				
ID	Acce Field			Value ID		Value		Description																																
A	RW	B1						y-intercept of second piecewise linear function																																

### 6.26.1.15 B2

Address offset: 0x548

y-intercept of third piecewise linear function

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																						A	A	A	A	A	A	A	A	A	A	A
<b>Reset 0x00003FBE</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	1	1	1	0
ID	Acce Field	Value ID	Value	Description																												
A	RW	B2		y-intercept of third piecewise linear function																												

### 6.26.1.16 B3

Address offset: 0x54C

y-intercept of fourth piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0											
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000012				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0										
ID	Acce	Field		Value ID				Value				Description																																		
A	RW	B3										y-intercept of fourth piecewise linear function																																		

### 6.26.1.17 B4

Address offset: 0x550

y-intercept of fifth piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
ID																								A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000124				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1	0	0							
ID	Acce	Field		Value ID				Value				Description																														
A	RW	B4										y-intercept of fifth piecewise linear function																														

### 6.26.1.18 B5

Address offset: 0x554

y-intercept of sixth piecewise linear function

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

### 6.26.1.19 T0

Address offset: 0x560

End point of first piecewise linear function

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																												A	A	A	A	A	A	A	A									
Reset 0x000000E2										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0
ID	Acce Field		Value ID		Value		Description																																					
A	RW T0						End point of first piecewise linear function																																					

### 6.26.1.20 T1

Address offset: 0x564

End point of second piecewise linear function

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	RW	T1	End point of second piecewise linear function																															

### 6.26.1.21 T2

Address offset: 0x568

End point of third piecewise linear function

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												A	A	A	A	A	A
Reset 0x00000019	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	
ID	Acce Field	Value ID	Value	Description																													
A	RW	T2		End point of third piecewise linear function																													

### 6.26.1.22 T3

Address offset: 0x56C

End point of fourth piecewise linear function

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																												A	A	A	A	A	A	A	A	A	A
Reset 0x0000003C				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	RW	T3					End point of fourth piecewise linear function																														

### 6.26.1.23 T4

Address offset: 0x570

End point of fifth piecewise linear function

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												A	A	A	A	A	A
Reset 0x00000050	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	
ID	Acce Field	Value ID	Value	Description																													
A	RW	T4		End point of fifth piecewise linear function																													

## 6.26.2 Electrical specification

### 6.26.2.1 Temperature Sensor Electrical Specification

Symbol	Description	Min.	Typ.	Max.	Units
t <sub>TEMP</sub>	Time required for temperature measurement		36		μs
T <sub>TEMP,RANGE</sub>	Temperature sensor range	-40		105	°C
T <sub>TEMP,ACC</sub>	Temperature sensor accuracy	-5		5	°C
T <sub>TEMP,ACC,EXT</sub>	Temperature sensor accuracy, extended temperature range	-7		7	°C
T <sub>TEMP,RES</sub>	Temperature sensor resolution		0.25		°C
T <sub>TEMP,STB</sub>	Sample to sample stability at constant device temperature		±0.25		°C
T <sub>TEMP,OFFST</sub>	Sample offset at 25°C	-2.5		2.5	°C

## 6.27 TWI — I<sup>2</sup>C compatible two-wire interface

The TWI master is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz.




Figure 150: TWI master's main features

### 6.27.1 Functional description

This TWI master is not compatible with CBUS. The TWI transmitter and receiver are single buffered.

See, [TWI master's main features](#) on page 429.

A TWI setup comprising one master and three slaves is illustrated in [A typical TWI setup comprising one master and three slaves](#) on page 429. This TWI master is only able to operate as the only master on the TWI bus.




Figure 151: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

### 6.27.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated TWI signal is not connected to any physical pin. The PSEL.SCL and PSEL.SDA registers and their configurations are only used

as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSEL.SCL and PSEL.SDA must only be configured when the TWI is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in [GPIO configuration](#) on page 430.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSEL.SCL	Input	S0D1	Not applicable
SDA	As specified in PSEL.SDA	Input	S0D1	Not applicable

Table 112: GPIO configuration

### 6.27.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI.

Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in [Instantiation](#) on page 22 shows which peripherals have the same ID as the TWI.

### 6.27.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in [The TWI master writing data to a slave](#) on page 431. Occurrence 3 in the figure illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.




Figure 152: The TWI master writing data to a slave

The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

### 6.27.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1).

The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in [The TWI master reading data from a slave](#) on page 432. Occurrence 3 in this figure illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.




Figure 153: The TWI master reading data from a slave

### 6.27.6 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.

The figure below illustrates a repeated start sequence where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between.




Figure 154: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between

To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

### 6.27.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

### 6.27.8 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWI	TWI0	Two-wire interface master 0	Deprecated
0x40004000	TWI	TWI1	Two-wire interface master 1	Deprecated

Table 113: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_RXDREADY	0x108	TWI RXD byte received
EVENTS_TXDSENT	0x11C	TWI TXD byte sent
EVENTS_ERROR	0x124	TWI error
EVENTS_BB	0x138	TWI byte boundary, generated before each byte that is sent or received
EVENTS_SUSPENDED	0x148	TWI entered the suspended state
SHORTS	0x200	Shortcuts between local events and tasks
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSEL_SCL	0x508	Pin select for SCL
PSEL_SDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
ADDRESS	0x588	Address used in the TWI transfer

Table 114: Register overview

#### 6.27.8.1 TASKS\_STARTRX

Address offset: 0x000

Start TWI receive sequence

Start TWI transmit sequence

## Stop TWI transaction

## Suspend TWI transaction

## Resume TWI transaction

TWI stopped

TWI RXD byte received

TWI TXD byte sent

TWI error

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ERROR		TWI error																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.27.8.10 EVENTS\_BB

Address offset: 0x138

TWI byte boundary, generated before each byte that is sent or received

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																		A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_BB		TWI byte boundary, generated before each byte that is sent or received																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.27.8.11 EVENTS\_SUSPENDED

Address offset: 0x148

TWI entered the suspended state

Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																				A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_SUSPENDED				TWI entered the suspended state																															
						Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.																															
			NotGenerated	0		Event not generated																															
			Generated	1		Event generated																															

### 6.27.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																	B	A				
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value		Description																																	
A	RW BB_SUSPEND				Shortcut between event BB and task SUSPEND																																	
		Disabled	0	Disable shortcut																																		
		Enabled	1	Enable shortcut																																		
B	RW BB_STOP				Shortcut between event BB and task STOP																																	
		Disabled	0	Disable shortcut																																		
		Enabled	1	Enable shortcut																																		

### 6.27.8.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F															E					D			C		B					A	
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	STOPPED				Write '1' to enable interrupt for event <span>STOPPED</span>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	RXDREADY				Write '1' to enable interrupt for event <span>RXDREADY</span>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	TXDSENT				Write '1' to enable interrupt for event <span>TXDSENT</span>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	ERROR				Write '1' to enable interrupt for event <span>ERROR</span>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
E	RW	BB				Write '1' to enable interrupt for event <span>BB</span>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
F	RW	SUSPENDED				Write '1' to enable interrupt for event <span>SUSPENDED</span>																												
						Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													

### 6.27.8.14 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID			F																E				D				C				B				A			
Reset 0x00000000			0 0																																			
ID	Acce	Field	Value	ID	Value	Description																																
A	RW	STOPPED				Write '1' to disable interrupt for event <span>STOPPED</span>																																
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
B	RW	RXDREADY				Write '1' to disable interrupt for event <span>RXDREADY</span>																																
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
C	RW	TXDSENT				Write '1' to disable interrupt for event <span>TXDSENT</span>																																
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
D	RW	ERROR				Write '1' to disable interrupt for event <span>ERROR</span>																																
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
E	RW	BB				Write '1' to disable interrupt for event <span>BB</span>																																
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	
F	RW	SUSPENDED				Write '1' to disable interrupt for event <span>SUSPENDED</span>																																
					Generated just after ACK bit has been transferred in a read transaction, and only if SUSPEND has been requested earlier.																																	
			Clear	1	Disable																																	
			Disabled	0	Read: Disabled																																	
			Enabled	1	Read: Enabled																																	

### 6.27.8.15 ERRORSRC

Address offset: 0x4C4

Error source

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW OVERRUN			Overrun error																														
				A new byte was received before previous byte got read by software from the RXD register. (Previous data is lost)																														
		NotPresent	0	Read: no overrun occurred																														
		Present	1	Read: overrun occurred																														
B	RW ANACK			NACK received after sending the address (write '1' to clear)																														
		NotPresent	0	Read: error not present																														
		Present	1	Read: error present																														
C	RW DNACK			NACK received after sending a data byte (write '1' to clear)																														
		NotPresent	0	Read: error not present																														
		Present	1	Read: error present																														

### 6.27.8.16 ENABLE

Address offset: 0x500

Enable TWI

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW ENABLE			Enable or disable TWI																														
		Disabled	0	Disable TWI																														
		Enabled	5	Enable TWI																														

### 6.27.8.17 PSEL.SCL

Address offset: 0x508

Pin select for SCL

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

### 6.27.8.18 PSEL.SDA

Address offset: 0x50C

Pin select for SDA

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C B A A A A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

### 6.27.8.19 RXD

Address offset: 0x518

RXD register

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																														A	A	A	A	A	A	A	A						
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value			Description																																	
A	R	RXD								RXD register																																	

### 6.27.8.20 TXD

Address offset: 0x51C

TXD register

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																												A					A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field		Value ID	Value				Description																															
A	RW TXD							TXD register																															

### 6.27.8.21 FREQUENCY

Address offset: 0x524

TWI frequency. Accuracy depends on the HFCLK source selected.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x04000000				0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value		Description																													
A	RW FREQUENCY			TWI master clock frequency																															
		K100	0x01980000	100 kbps																															
		K250	0x04000000	250 kbps																															
		K400	0x06680000	400 kbps (actual rate 410.256 kbps)																															

### 6.27.8.22 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																												A					A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field		Value ID	Value				Description																														
A	RW ADDRESS							Address used in the TWI transfer																														

## 6.27.9 Electrical specification

### 6.27.9.1 TWI interface electrical specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{TWI,SCL}$	Bit rates for TWI <sup>36</sup>	100		400	kbps
$t_{TWI,START}$	Time from STARTRX/STARTTX task to transmission started		1.5		$\mu s$

### 6.27.9.2 Two Wire Interface (TWI) timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$t_{TWI,SU\_DAT}$	Data setup time before positive edge on SCL – all modes	300			ns
$t_{TWI,HD\_DAT}$	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWI,HD\_STA,100kbps}$	TWI master hold time for START and repeated START condition, 100 kbps	10000			ns
$t_{TWI,HD\_STA,250kbps}$	TWI master hold time for START and repeated START condition, 250kbps	4000			ns
$t_{TWI,HD\_STA,400kbps}$	TWI master hold time for START and repeated START condition, 400 kbps	2500			ns
$t_{TWI,SU\_STO,100kbps}$	TWI master setup time from SCL high to STOP condition, 100 kbps	5000			ns
$t_{TWI,SU\_STO,250kbps}$	TWI master setup time from SCL high to STOP condition, 250 kbps	2000			ns
$t_{TWI,SU\_STO,400kbps}$	TWI master setup time from SCL high to STOP condition, 400 kbps	1250			ns
$t_{TWI,BUF,100kbps}$	TWI master bus free time between STOP and START conditions, 100 kbps	5800			ns
$t_{TWI,BUF,250kbps}$	TWI master bus free time between STOP and START conditions, 250 kbps	2700			ns
$t_{TWI,BUF,400kbps}$	TWI master bus free time between STOP and START conditions, 400 kbps	2100			ns




Figure 155: TWI timing diagram, 1 byte transaction

## 6.28 TIMER — Timer/counter

The TIMER can operate in two modes: timer and counter.

<sup>36</sup> High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 156: Block schematic for timer/counter

The timer/counter runs on the high-frequency clock source (HFCLK) and includes a four-bit (1/2X) prescaler that can divide the timer input clock from the HFCLK controller. Clock source selection between PCLK16M and PCLK1M is automatic according to TIMER base frequency set by the prescaler. The TIMER base frequency is always given as 16 MHz divided by the prescaler value.

The PPI system allows a TIMER event to trigger a task of any other system peripheral of the device. The PPI system also enables the TIMER task/event features to generate periodic output and PWM signals to any GPIO. The number of input/outputs used at the same time is limited by the number of GPIOTE channels.

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes, the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed, the timer will continue from the value it had prior to being stopped.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency  $f_{\text{TIMER}}$  as illustrated in [Block schematic for timer/counter](#) on page 442. The timer frequency is derived from PCLK16M as shown below, using the values specified in the PRESCALER register:

$$f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})$$

When  $f_{\text{TIMER}} \leq 1 \text{ MHz}$  the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.

In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the [BITMODE](#) on page 447 register.

[PRESCALER](#) on page 447 and the [BITMODE](#) on page 447 must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers.

Independent of prescaler setting the accuracy of the TIMER is equivalent to one tick of the timer frequency  $f_{\text{TIMER}}$  as illustrated in [Block schematic for timer/counter](#) on page 442.

### 6.28.1 Capture

The TIMER implements one capture task for every available capture/compare register.

Every time the CAPTURE[n] task is triggered, the Counter value is copied to the CC[n] register.

### 6.28.2 Compare

The TIMER implements one COMPARE event for every available capture/compare register.

A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated.

**BITMODE** on page 447 specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

### 6.28.3 Task delays

After the TIMER is started, the CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M.

### 6.28.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

### 6.28.5 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40008000	TIMER	TIMER0	Timer 0	This timer instance has 4 CC registers (CC[0..3])
0x40009000	TIMER	TIMER1	Timer 1	This timer instance has 4 CC registers (CC[0..3])
0x4000A000	TIMER	TIMER2	Timer 2	This timer instance has 4 CC registers (CC[0..3])
0x4001A000	TIMER	TIMER3	Timer 3	This timer instance has 6 CC registers (CC[0..5])
0x4001B000	TIMER	TIMER4	Timer 4	This timer instance has 6 CC registers (CC[0..5])

Table 115: Instances

Register	Offset	Description
TASKS_START	0x000	Start Timer
TASKS_STOP	0x004	Stop Timer
TASKS_COUNT	0x008	Increment Timer (Counter mode only)
TASKS_CLEAR	0x00C	Clear time

Register	Offset	Description	
TASKS_SHUTDOWN	0x010	Shut down timer	Deprecated
TASKS_CAPTURE[0]	0x040	Capture Timer value to CC[0] register	
TASKS_CAPTURE[1]	0x044	Capture Timer value to CC[1] register	
TASKS_CAPTURE[2]	0x048	Capture Timer value to CC[2] register	
TASKS_CAPTURE[3]	0x04C	Capture Timer value to CC[3] register	
TASKS_CAPTURE[4]	0x050	Capture Timer value to CC[4] register	
TASKS_CAPTURE[5]	0x054	Capture Timer value to CC[5] register	
EVENTS_COMPARE[0]	0x140	Compare event on CC[0] match	
EVENTS_COMPARE[1]	0x144	Compare event on CC[1] match	
EVENTS_COMPARE[2]	0x148	Compare event on CC[2] match	
EVENTS_COMPARE[3]	0x14C	Compare event on CC[3] match	
EVENTS_COMPARE[4]	0x150	Compare event on CC[4] match	
EVENTS_COMPARE[5]	0x154	Compare event on CC[5] match	
SHORTS	0x200	Shortcuts between local events and tasks	
INTENSET	0x304	Enable interrupt	
INTENCLR	0x308	Disable interrupt	
MODE	0x504	Timer mode selection	
BITMODE	0x508	Configure the number of bits used by the TIMER	
PRESCALER	0x510	Timer prescaler register	
CC[0]	0x540	Capture/Compare register 0	
CC[1]	0x544	Capture/Compare register 1	
CC[2]	0x548	Capture/Compare register 2	
CC[3]	0x54C	Capture/Compare register 3	
CC[4]	0x550	Capture/Compare register 4	
CC[5]	0x554	Capture/Compare register 5	

Table 116: Register overview

### 6.28.5.1 TASKS\_START

Address offset: 0x000

Start Timer

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																
ID																																				A
Reset 0x00000000				0 0																																
ID	Acce Field	Value ID	Value	Description																																
A	W	TASKS_START		Start Timer																																
		Trigger	1	Trigger task																																

### 6.28.5.2 TASKS\_STOP

Address offset: 0x004

Stop Timer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	W	TASKS_STOP		Stop Timer																														
		Trigger	1	Trigger task																														

### 6.28.5.3 TASKS\_COUNT

Address offset: 0x008

Increment Timer (Counter mode only)

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W TASKS_COUNT			Increment Timer (Counter mode only)																															
		Trigger	1	Trigger task																															

### 6.28.5.4 TASKS\_CLEAR

Address offset: 0x00C

Clear time

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	W	TASKS_CLEAR						Clear time																											
			Trigger	1				Trigger task																											

### 6.28.5.5 TASKS\_SHUTDOWN ( Deprecated )

Address offset: 0x010

Shut down timer

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value	Description																														
A	W	TASKS_SHUTDOWN			Shut down timer																												Deprecated		
		Trigger		1	Trigger task																														

Deprecated

### 6.28.5.6 TASKS\_CAPTURE[n] (n=0..5)

Address offset: 0x040 + (n × 0x4)

Capture Timer value to CC[n] register

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W TASKS_CAPTURE			Capture Timer value to CC[n] register																															
		Trigger	1	Trigger task																															

### 6.28.5.7 EVENTS\_COMPARE[n] (n=0..5)

Address offset: 0x140 + (n × 0x4)

## Compare event on CC[n] match

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																		A		
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field	Value ID	Value			Description																														
A	RW	EVENTS_COMPARE			Compare event on CC[n] match																															
		NotGenerated	0			Event not generated																														
		Generated	1			Event generated																														

## 6.28.5.8 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				L K J I H G F E D C B A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																													
A-F	RW	COMPARE[i]_CLEAR (i=0..5)				Shortcut between event COMPARE[i] and task CLEAR																													
			Disabled	0		Disable shortcut																													
			Enabled	1		Enable shortcut																													
G-L	RW	COMPARE[i]_STOP (i=0..5)				Shortcut between event COMPARE[i] and task STOP																													
			Disabled	0		Disable shortcut																													
			Enabled	1		Enable shortcut																													

## 6.28.5.9 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A-F	RW	COMPARE[i] (i=0..5)		Write '1' to enable interrupt for event COMPARE[i]																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

## 6.28.5.10 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A-F	RW COMPARE[i] (i=0..5)			Write '1' to disable interrupt for event COMPARE[i]																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

### 6.28.5.11 MODE

Address offset: 0x504

Timer mode selection

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	MODE		Timer mode																															
		Timer	0	Select Timer mode																															
		Counter	1	Select Counter mode																															
		LowPowerCounter	2	Select Low Power Counter mode																															
				Deprecated																															

Deprecated

### 6.28.5.12 BITMODE

Address offset: 0x508

Configure the number of bits used by the TIMER

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW BITMODE			Timer bit width																															
		16Bit	0	16 bit timer bit width																															
		08Bit	1	8 bit timer bit width																															
		24Bit	2	24 bit timer bit width																															
		32Bit	3	32 bit timer bit width																															

### 6.28.5.13 PRESCALER

Address offset: 0x510

Timer prescaler register

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A																															
Reset 0x00000004			0 1 0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PRESCALER		[0..9]	Prescaler value																														

### 6.28.5.14 CC[n] (n=0..5)

Address offset: 0x540 + (n × 0x4)

## Capture/Compare register n

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

ID	Accs Field	Value ID	Value	Description
A	RW	CC		Capture/Compare value

Only the number of bits indicated by BITMODE will be used by the TIMER.

## 6.29 TWIM — I<sup>2</sup>C compatible two-wire interface master with EasyDMA

TWI master with EasyDMA (TWIM) is a two-wire half-duplex master which can communicate with multiple slave devices connected to the same bus

Listed here are the main features for TWIM:

- I<sup>2</sup>C compatible
- Supported baud rates: 100, 250, 400 kbps
- Support for clock stretching (non I<sup>2</sup>C compliant)
- EasyDMA

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. TWIM is not compatible with CBUS.

The GPIOs used for each two-wire interface line can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.




Figure 157: TWI master with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see [A typical TWI setup comprising one master and three slaves](#) on page 449. This TWIM is only able to operate as a single master on the TWI bus. Multi-master bus configuration is not supported.




Figure 158: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. Note that the SCK pulse following a stretched clock cycle may be shorter than specified by the I2C specification.

The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task. The TWI master will generate a STOPPED event when it has stopped following a STOP task. The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

After the TWI master is started, the STARTTX task or the STARTRX task should not be triggered again before the TWI master has stopped, i.e. following a LASTRX, LASTTX or STOPPED event.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

### 6.29.1 EasyDMA

The TWIM implements EasyDMA for accessing RAM without CPU involvement.

The TWIM peripheral implements the following EasyDMA channels:

Channel	Type	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 117: TWIM EasyDMA Channels

For detailed information regarding the use of EasyDMA, see [EasyDMA](#) on page 44.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

### 6.29.2 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1).

The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes found in the transmit buffer located in RAM at the address specified in the TXD.PTR register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave.

A typical TWI master write sequence is illustrated in [TWI master writing data to a slave](#) on page 450. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.




Figure 159: TWI master writing data to a slave

The TWI master will generate a LASTTX event when it starts to transmit the last byte, this is illustrated in [TWI master writing data to a slave](#) on page 450

The TWI master is stopped by triggering the STOP task, this task should be triggered during the transmission of the last byte to secure that the TWI will stop as fast as possible after sending the last byte. It is safe to use the shortcut between LASTTX and STOP to accomplish this.

Note that the TWI master does not stop by itself when the whole RAM buffer has been sent, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.

### 6.29.3 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

Data received will be stored in RAM at the address specified in the RXD.PTR register. The TWI master will generate an ACK after all but the last byte received from the slave. The TWI master will generate a NACK after the last byte received to indicate that the read sequence shall stop.

A typical TWI master read sequence is illustrated in [The TWI master reading data from a slave](#) on page 452. Occurrence 2 in the figure illustrates clock stretching performed by the TWI master following a SUSPEND task.

A SUSPENDED event indicates that the SUSPEND task has taken effect; this event can be used to synchronize the software.

The TWI master will generate a LASTRX event when it is ready to receive the last byte, this is illustrated in [The TWI master reading data from a slave](#) on page 452. If RXD.MAXCNT > 1 the LASTRX event is generated after sending the ACK of the previously received byte. If RXD.MAXCNT = 1 the LASTRX event is generated after receiving the ACK following the address and READ bit.

The TWI master is stopped by triggering the STOP task, this task must be triggered before the NACK bit is supposed to be transmitted. The STOP task can be triggered at any time during the reception of the last byte. It is safe to use the shortcut between LASTRX and STOP to accomplish this.

Note that the TWI master does not stop by itself when the RAM buffer is full, or when an error occurs. The STOP task must be issued, through the use of a local or PPI shortcut, or in software as part of the error handler.

The TWI master cannot get stopped while it is suspended, so the STOP task has to be issued after the TWI master has been resumed.




Figure 160: The TWI master reading data from a slave

#### 6.29.4 Master repeated start sequence

A typical repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave. This example uses shortcuts to perform the simplest type of repeated start sequence, i.e. one write followed by one read. The same approach can be used to perform a repeated start sequence where the sequence is read followed by write.

The figure [A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave](#) on page 452 illustrates this:




Figure 161: A repeated start sequence, where the TWI master writes two bytes followed by reading 4 bytes from the slave

If a more complex repeated start sequence is needed and the TWI firmware drive is serviced in a low priority interrupt it may be necessary to use the SUSPEND task and SUSPENDED event to guarantee that the correct tasks are generated at the correct time. This is illustrated in [A double repeated start sequence using the SUSPEND task to secure safe operation in low priority interrupts](#) on page 453.




Figure 162: A double repeated start sequence using the *SUSPEND* task to secure safe operation in low priority interrupts

### 6.29.5 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

### 6.29.6 Master mode pin configuration

The SCL and SDA signals associated with the TWI master are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register. PSEL.SCL, PSEL.SDA must only be configured when the TWI master is disabled.

To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in [GPIO configuration before enabling peripheral](#) on page 453.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI master signal	TWI master pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	S0D1

Table 118: GPIO configuration before enabling peripheral

### 6.29.7 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIM	TWIM0	Two-wire interface master 0	
0x40004000	TWIM	TWIM1	Two-wire interface master 1	

Table 119: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start TWI receive sequence
TASKS_STARTTX	0x008	Start TWI transmit sequence
TASKS_STOP	0x014	Stop TWI transaction. Must be issued while the TWI master is not suspended.
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_SUSPENDED	0x148	Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended.
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_LASTRX	0x15C	Byte boundary, starting to receive the last byte
EVENTS_LASTTX	0x160	Byte boundary, starting to transmit the last byte
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWIM
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
FREQUENCY	0x524	TWI frequency. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS	0x588	Address used in the TWI transfer

Table 120: Register overview

### 6.29.7.1 TASKS\_STARTRX

Address offset: 0x000

Start TWI receive sequence

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																				A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value				Description																												
A	W	TASKS_STARTRX						Start TWI receive sequence																												
			Trigger	1				Trigger task																												

### 6.29.7.2 TASKS\_STARTTX

Address offset: 0x008

Start TWI transmit sequence

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_STARTTX		Start TWI transmit sequence																															
		Trigger	1	Trigger task																															

### 6.29.7.3 TASKS\_STOP

Address offset: 0x014

Stop TWI transaction. Must be issued while the TWI master is not suspended.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_STOP		Stop TWI transaction. Must be issued while the TWI master is not suspended.																															
		Trigger	1	Trigger task																															

### 6.29.7.4 TASKS\_SUSPEND

Address offset: 0x01C

Suspend TWI transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_SUSPEND		Suspend TWI transaction																															
		Trigger	1	Trigger task																															

### 6.29.7.5 TASKS\_RESUME

Address offset: 0x020

Resume TWI transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value								Description																							
A	W	TASKS_RESUME										Resume TWI transaction																							
		Trigger		1								Trigger task																							

### 6.29.7.6 EVENTS\_STOPPED

Address offset: 0x104

TWI stopped

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_STOPPED		TWI stopped																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

### 6.29.7.7 EVENTS\_ERROR

Address offset: 0x124

TWI error

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_ERROR		TWI error																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.29.7.8 EVENTS\_SUSPENDED

Address offset: 0x148

Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																				A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_SUSPENDED		Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended.																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

### 6.29.7.9 EVENTS\_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_RXSTARTED		Receive sequence started																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

### 6.29.7.10 EVENTS\_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_TXSTARTED		Transmit sequence started																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.29.7.11 EVENTS\_LASTRX

Address offset: 0x15C

Byte boundary, starting to receive the last byte

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_LASTRX		Byte boundary, starting to receive the last byte																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.29.7.12 EVENTS\_LASTTX

Address offset: 0x160

Byte boundary, starting to transmit the last byte

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value		Description																															
A	RW	EVENTS_LASTTX				Byte boundary, starting to transmit the last byte																															
		NotGenerated		0		Event not generated																															
		Generated		1		Event generated																															

### 6.29.7.13 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				F E D C B A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value ID	Value	Description																															
A	RW	LASTTX_STARTRX			Shortcut between event LASTTX and task STARTRX																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															
B	RW	LASTTX_SUSPEND			Shortcut between event LASTTX and task SUSPEND																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															
C	RW	LASTTX_STOP			Shortcut between event LASTTX and task STOP																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				F E D C B A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value ID	Value	Description																															
D	RW	LASTRX_STARTTX			Shortcut between event <a href="#">LASTRX</a> and task <a href="#">STARTTX</a>																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															
E	RW	LASTRX_SUSPEND			Shortcut between event <a href="#">LASTRX</a> and task <a href="#">SUSPEND</a>																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															
F	RW	LASTRX_STOP			Shortcut between event <a href="#">LASTRX</a> and task <a href="#">STOP</a>																															
			Disabled	0	Disable shortcut																															
			Enabled	1	Enable shortcut																															

### 6.29.7.14 INTEN

Address offset: 0x300

Enable or disable interrupt

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
ID												J	I	H				G	F											D											A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce	Field	Value	ID	Value	Description																																			
A	RW	STOPPED				Enable or disable interrupt for event <a href="#">STOPPED</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
D	RW	ERROR				Enable or disable interrupt for event <a href="#">ERROR</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
F	RW	SUSPENDED				Enable or disable interrupt for event <a href="#">SUSPENDED</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
G	RW	RXSTARTED				Enable or disable interrupt for event <a href="#">RXSTARTED</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
H	RW	TXSTARTED				Enable or disable interrupt for event <a href="#">TXSTARTED</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
I	RW	LASTRX				Enable or disable interrupt for event <a href="#">LASTRX</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				
J	RW	LASTTX				Enable or disable interrupt for event <a href="#">LASTTX</a>																																			
			Disabled	0	Disable																																				
			Enabled	1	Enable																																				

### 6.29.7.15 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			J I H G F D A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
A	RW	STOPPED			Write '1' to enable interrupt for event <span>STOPPED</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	ERROR			Write '1' to enable interrupt for event <span>ERROR</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
F	RW	SUSPENDED			Write '1' to enable interrupt for event <span>SUSPENDED</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
G	RW	RXSTARTED			Write '1' to enable interrupt for event <span>RXSTARTED</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
H	RW	TXSTARTED			Write '1' to enable interrupt for event <span>TXSTARTED</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
I	RW	LASTRX			Write '1' to enable interrupt for event <span>LASTRX</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
J	RW	LASTTX			Write '1' to enable interrupt for event <span>LASTTX</span>																													
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													

## 6.29.7.16 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			J I H G F D A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW STOPPED			Write '1' to disable interrupt for event <a href="#">STOPPED</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
D	RW ERROR			Write '1' to disable interrupt for event <a href="#">ERROR</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
F	RW SUSPENDED			Write '1' to disable interrupt for event <a href="#">SUSPENDED</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			J I H G F D A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
G	RW RXSTARTED	Enabled	1	Read: Enabled																														
		Clear	1	Write '1' to disable interrupt for event <a href="#">RXSTARTED</a>																														
		Disabled	0	Disable																														
		Enabled	1	Read: Disabled																														
H	RW TXSTARTED	Enabled	1	Read: Enabled																														
		Clear	1	Write '1' to disable interrupt for event <a href="#">TXSTARTED</a>																														
		Disabled	0	Disable																														
		Enabled	1	Read: Disabled																														
I	RW LASTRX	Enabled	1	Read: Enabled																														
		Clear	1	Write '1' to disable interrupt for event <a href="#">LASTRX</a>																														
		Disabled	0	Disable																														
		Enabled	1	Read: Disabled																														
J	RW LASTTX	Enabled	1	Read: Enabled																														
		Clear	1	Write '1' to disable interrupt for event <a href="#">LASTTX</a>																														
		Disabled	0	Disable																														
		Enabled	1	Read: Disabled																														

### 6.29.7.17 ERRORSRC

Address offset: 0x4C4

Error source

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW OVERRUN			Overrun error																														
				A new byte was received before previous byte got transferred into RXD buffer. (Previous data is lost)																														
		NotReceived	0	Error did not occur																														
		Received	1	Error occurred																														
B	RW ANACK			NACK received after sending the address (write '1' to clear)																														
		NotReceived	0	Error did not occur																														
		Received	1	Error occurred																														
C	RW DNACK			NACK received after sending a data byte (write '1' to clear)																														
		NotReceived	0	Error did not occur																														
		Received	1	Error occurred																														

### 6.29.7.18 ENABLE

Address offset: 0x500

Enable TWIM

### 6.29.7.19 PSEL.SCL

### Pin select for SCL signal

### 6.29.7.20 PSEL.SDA

### Pin select for SDA signal

### 6.29.7.21 FREQUENCY

TWI frequency. Accuracy depends on the HFCLK source selected.

461

### 6.29.7.22 RXD.PTR

Address offset: 0x534

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																				
A	RW	PTR				Data pointer																																					

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.29.7.23 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															

### 6.29.7.24 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

### 6.29.7.25 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	LIST		List type																														
		Disabled	0	Disable EasyDMA list																														
		ArrayList	1	Use array list																														

### 6.29.7.26 TXD.PTR

Address offset: 0x544

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																				
A	RW	PTR				Data pointer																																					

**Note:** See the memory chapter for details about which memories are available for EasyDMA.

### 6.29.7.27 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value		Description																															
A	RW	MAXCNT		[0..0xFFFF]		Maximum number of bytes in transmit buffer																															

### 6.29.7.28 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	R	AMOUNT		[0..0xFFFF]				Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte.																											

### 6.29.7.29 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW LIST			List type																														
		Disabled	0	Disable EasyDMA list																														
		ArrayList	1	Use array list																														

### 6.29.7.30 ADDRESS

Address offset: 0x588

Address used in the TWI transfer

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																															A	A	A	A	A	A	
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																														
A	RW ADDRESS						Address used in the TWI transfer																														

## 6.29.8 Electrical specification

### 6.29.8.1 TWIM interface electrical specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{TWIM,SCL}$	Bit rates for TWIM <sup>37</sup>	100		400	kbps
$t_{TWIM,START}$	Time from STARTRX/STARTTX task to transmission started		1.5		µs

### 6.29.8.2 Two Wire Interface Master (TWIM) timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$t_{TWIM,SU\_DAT}$	Data setup time before positive edge on SCL – all modes	300			ns
$t_{TWIM,HD\_DAT}$	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWIM,HD\_STA,100kbps}$	TWIM master hold time for START and repeated START condition, 100 kbps	9937.5			ns
$t_{TWIM,HD\_STA,250kbps}$	TWIM master hold time for START and repeated START condition, 250kbps	3937.5			ns
$t_{TWIM,HD\_STA,400kbps}$	TWIM master hold time for START and repeated START condition, 400 kbps	2437.5			ns
$t_{TWIM,SU\_STO,100kbps}$	TWIM master setup time from SCL high to STOP condition, 100 kbps	5000			ns
$t_{TWIM,SU\_STO,250kbps}$	TWIM master setup time from SCL high to STOP condition, 250 kbps	2000			ns
$t_{TWIM,SU\_STO,400kbps}$	TWIM master setup time from SCL high to STOP condition, 400 kbps	1250			ns
$t_{TWIM,BUF,100kbps}$	TWIM master bus free time between STOP and START conditions, 100 kbps	5800			ns
$t_{TWIM,BUF,250kbps}$	TWIM master bus free time between STOP and START conditions, 250 kbps	2700			ns
$t_{TWIM,BUF,400kbps}$	TWIM master bus free time between STOP and START conditions, 400 kbps	2100			ns

<sup>37</sup> High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 163: TWIM timing diagram, 1 byte transaction

### 6.29.9 Pullup resistor




Figure 164: Recommended TWIM pullup value vs. line capacitance

- The I2C specification allows a line capacitance of 400 pF at most.
- The value of internal pullup resistor ( $R_{PU}$ ) for nRF52833 can be found in [GPIO — General purpose input/output](#) on page 138.

## 6.30 TWIS — I<sup>2</sup>C compatible two-wire interface slave with EasyDMA

TWI slave with EasyDMA (TWIS) is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz. The TWI transmitter and receiver implement EasyDMA.




Figure 165: TWI slave with EasyDMA

A typical TWI setup consists of one master and one or more slaves. For an example, see the following figure. TWIS is only able to operate with a single master on the TWI bus.




Figure 166: A typical TWI setup comprising one master and three slaves

The following figure shows the TWI slave state machine.




Figure 167: TWI slave state machine

The following table contains descriptions of the symbols used in the state machine.

Symbol	Type	Description
ENABLE	Register	The TWI slave has been enabled via the <a href="#">ENABLE</a> register.
PREPARETX	Task	The <a href="#">TASKS_PREPARETX</a> task has been triggered.
STOP	Task	The <a href="#">TASKS_STOP</a> task has been triggered.
PREPARERX	Task	The <a href="#">TASKS_PREPARERX</a> task has been triggered.
STOPPED	Event	The <a href="#">EVENTS_STOPPED</a> event was generated.
RXSTARTED	Event	The <a href="#">EVENTS_RXSTARTED</a> event was generated.
TXSTARTED	Event	The <a href="#">EVENTS_TXSTARTED</a> event was generated.
TX prepared	Internal	Internal flag indicating that a <a href="#">TASKS_PREPARETX</a> task has been triggered. This flag is not visible to the user.
RX prepared	Internal	Internal flag indicating that a <a href="#">TASKS_PREPARERX</a> task has been triggered. This flag is not visible to the user.
Unprepare TX	Internal	Clears the internal 'TX prepared' flag until next <a href="#">TASKS_PREPARETX</a> task.
Unprepare RX	Internal	Clears the internal 'RX prepared' flag until next <a href="#">TASKS_PREPARERX</a> task.
Stop condition	TWI protocol	A TWI stop condition was detected.
Restart condition	TWI protocol	A TWI restart condition was detected.

Table 121: TWI slave state machine symbols

The TWI slave can perform clock stretching, with the premise that the master is able to support it.

The TWI slave operates in a low power mode while waiting for a TWI master to initiate a transfer. As long as the TWI slave is not addressed, it will remain in this low power mode.

To secure correct behavior of the TWI slave, PSEL.SCL, PSEL.SDA, CONFIG, and the ADDRESS[n] registers must be configured prior to enabling the TWI slave through the ENABLE register. Similarly, changing these settings must be performed while the TWI slave is disabled. Failing to do so may result in unpredictable behavior.

### 6.30.1 EasyDMA

The TWIS implements EasyDMA for accessing RAM without CPU involvement.

The following table shows the Easy DMA channels that the TWIS peripheral implements.

Channel	Type	Register Cluster
TXD	READER	TXD
RXD	WRITER	RXD

Table 122: TWIS EasyDMA Channels

For detailed information regarding the use of EasyDMA, see [EasyDMA](#) on page 44.

The STOPPED event indicates that EasyDMA has finished accessing the buffer in RAM.

### 6.30.2 TWI slave responding to a read command

Before the TWI slave can respond to a read command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state. .

A read command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the TWI slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the read command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a READ event when it acknowledges the read command.

The TWI slave is only able to detect a read command from the IDLE state.

The TWI slave will set an internal 'TX prepared' flag when the PREPARETX task is triggered.

When the read command is received, the TWI slave will enter the TX state if the internal 'TX prepared' flag is set.

If the internal 'TX prepared' flag is not set when the read command is received, the TWI slave will stretch the master's clock until the PREPARETX task is triggered and the internal 'TX prepared' flag is set.

The TWI slave will generate the TXSTARTED event and clear the 'TX prepared' flag ('unprepare TX') when it enters the TX state. In this state the TWI slave will send the data bytes found in the transmit buffer to the master using the master's clock.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the TX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the 'TX prepared' flag ('unprepare TX') and go back to the IDLE state when it has stopped.

The transmit buffer is located in RAM at the address specified in the TXD.PTR register. The TWI slave will only be able to send TXD.MAXCNT bytes from the transmit buffer for each transaction. If the TWI master forces the slave to send more than TXD.MAXCNT bytes, the slave will send the byte specified in the ORC register to the master instead. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see TXD.PTR etc., are latched when the TXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the 'TX prepared' flag and go back to the IDLE state when it has stopped, see also [Terminating an ongoing TWI transaction](#) on page 471.

Each byte sent from the slave will be followed by an ACK/NACK bit sent from the master. The TWI master will generate a NACK following the last byte that it wants to receive to tell the slave to release the bus so that the TWI master can generate the stop condition. The TXD.AMOUNT register can be queried after a transaction to see how many bytes were sent.

A typical TWI slave read command response is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 168: The TWI slave responding to a read command

### 6.30.3 TWI slave responding to a write command

Before the TWI slave can respond to a write command, the TWI slave must be configured correctly and enabled via the ENABLE register. When enabled, the TWI slave will be in its IDLE state.

A write command is started when the TWI master generates a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) response from the slave.

The TWI slave is able to listen for up to two addresses at the same time. This is configured in the ADDRESS registers and the CONFIG register.

The TWI slave will only acknowledge (ACK) the write command if the address presented by the master matches one of the addresses the slave is configured to listen for. The TWI slave will generate a WRITE event if it acknowledges the write command.

The TWI slave is only able to detect a write command from the IDLE state.

The TWI slave will set an internal 'RX prepared' flag when the PREPARERX task is triggered.

When the write command is received, the TWI slave will enter the RX state if the internal 'RX prepared' flag is set.

If the internal 'RX prepared' flag is not set when the write command is received, the TWI slave will stretch the master's clock until the PREPARERX task is triggered and the internal 'RX prepared' flag is set.

The TWI slave will generate the RXSTARTED event and clear the internal 'RX prepared' flag ('unprepare RX') when it enters the RX state. In this state, the TWI slave will be able to receive the bytes sent by the TWI master.

The TWI slave will go back to the IDLE state if the TWI slave receives a restart command when it is in the RX state.

The TWI slave is stopped when it receives the stop condition from the TWI master. A STOPPED event will be generated when the transaction has stopped. The TWI slave will clear the internal 'RX prepared' flag ('unprepare RX') and go back to the IDLE state when it has stopped.

The receive buffer is located in RAM at the address specified in the RXD.PTR register. The TWI slave will only be able to receive as many bytes as specified in the RXD.MAXCNT register. If the TWI master tries to send more bytes to the slave than it can receive, the extra bytes are discarded and NACKED by the slave. If this happens, an ERROR event will be generated.

The EasyDMA configuration registers, see RXD.PTR etc., are latched when the RXSTARTED event is generated.

The TWI slave can be forced to stop by triggering the STOP task. A STOPPED event will be generated when the TWI slave has stopped. The TWI slave will clear the internal 'RX prepared' flag and go back to the IDLE state when it has stopped, see also [Terminating an ongoing TWI transaction](#) on page 471.

The TWI slave will generate an ACK after every byte received from the master. The RXD.AMOUNT register can be queried after a transaction to see how many bytes were received.

A typical TWI slave write command response is shown in the following figure. Occurrence 2 in the figure illustrates clock stretching performed by the TWI slave following a SUSPEND task.




Figure 169: The TWI slave responding to a write command

#### 6.30.4 Master repeated start sequence

An example of a repeated start sequence is one in which the TWI master writes two bytes to the slave followed by reading four bytes from the slave.

This is illustrated in the following figure.

In this example, the receiver does not know what the master wants to read in advance. This information is in the first two received bytes of the write in the repeated start sequence. To guarantee that the CPU is able to process the received data before the TWI slave starts to reply to the read command, the SUSPEND task is triggered via a shortcut from the READ event generated when the read command is received. When

the CPU has processed the incoming data and prepared the correct data response, the CPU will resume the transaction by triggering the RESUME task.




Figure 170: Repeated start sequence

### 6.30.5 Terminating an ongoing TWI transaction

In some situations, e.g. if the external TWI master is not responding correctly, it may be required to terminate an ongoing transaction.

This can be achieved by triggering the STOP task. In this situation, a STOPPED event will be generated when the TWI has stopped independent of whether or not a STOP condition has been generated on the TWI bus. The TWI slave will release the bus when it has stopped and go back to its IDLE state.

### 6.30.6 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOP task may not be always needed (the peripheral might already be stopped), but if it is sent, software shall wait until the STOPPED event was received as a response before disabling the peripheral through the ENABLE register.

### 6.30.7 Slave mode pin configuration

The SCL and SDA signals associated with the TWI slave are mapped to physical pins according to the configuration specified in the PSEL.SCL and PSEL.SDA registers respectively.

The PSEL.SCL and PSEL.SDA registers and their configurations are only used as long as the TWI slave is enabled, and retained only as long as the device is in ON mode. When the peripheral is disabled, the pins will behave as regular GPIOs, and use the configuration in their respective OUT bit field and PIN\_CNF[n] register. PSEL.SCL and PSEL.SDA must only be configured when the TWI slave is disabled.

To secure correct signal levels on the pins used by the TWI slave when the system is in OFF mode, and when the TWI slave is disabled, these pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

TWI slave signal	TWI slave pin	Direction	Output value	Drive strength
SCL	As specified in PSEL.SCL	Input	Not applicable	S0D1
SDA	As specified in PSEL.SDA	Input	Not applicable	S0D1

Table 123: GPIO configuration before enabling peripheral

## 6.30.8 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40003000	TWIS	TWIS0	Two-wire interface slave 0	
0x40004000	TWIS	TWIS1	Two-wire interface slave 1	

Table 124: Instances

Register	Offset	Description
TASKS_STOP	0x014	Stop TWI transaction
TASKS_SUSPEND	0x01C	Suspend TWI transaction
TASKS_RESUME	0x020	Resume TWI transaction
TASKS_PREPARERX	0x030	Prepare the TWI slave to respond to a write command
TASKS_PREPARETX	0x034	Prepare the TWI slave to respond to a read command
EVENTS_STOPPED	0x104	TWI stopped
EVENTS_ERROR	0x124	TWI error
EVENTS_RXSTARTED	0x14C	Receive sequence started
EVENTS_TXSTARTED	0x150	Transmit sequence started
EVENTS_WRITE	0x164	Write command received
EVENTS_READ	0x168	Read command received
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4D0	Error source
MATCH	0x4D4	Status register indicating which address had a match
ENABLE	0x500	Enable TWIS
PSEL.SCL	0x508	Pin select for SCL signal
PSEL.SDA	0x50C	Pin select for SDA signal
RXD.PTR	0x534	RXD Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in RXD buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last RXD transaction
RXD.LIST	0x540	EasyDMA list type
TXD.PTR	0x544	TXD Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in TXD buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last TXD transaction
TXD.LIST	0x550	EasyDMA list type
ADDRESS[0]	0x588	TWI slave address 0
ADDRESS[1]	0x58C	TWI slave address 1
CONFIG	0x594	Configuration register for the address match mechanism
ORC	0x5C0	Over-read character. Character sent out in case of an over-read of the transmit buffer.

Table 125: Register overview

### 6.30.8.1 TASKS\_STOP

Address offset: 0x014

Stop TWI transaction

### 6.30.8.2 TASKS\_SUSPEND

### Suspend TWI transaction

### 6.30.8.3 TASKS\_RESUME

## Resume TWI transaction

#### 6.30.8.4 TASKS\_PREPARERX

### Prepare the TWI slave to respond to a write command

### 6.30.8.5 TASKS\_PREPARETX

### Prepare the TWI slave to respond to a read command

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	W	TASKS_PREPARETX						Prepare the TWI slave to respond to a read command																											
		Trigger		1				Trigger task																											

### 6.30.8.6 EVENTS STOPPED

Address offset: 0x104

TWI stopped

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID					A																																			
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field		Value	ID	Value		Description																																	
A	RW		EVENTS_STOPPED				TWI stopped																																	
			NotGenerated		0	Event not generated																																		
			Generated		1	Event generated																																		

#### 6.30.8.7 EVENTS\_ERROR

Address offset: 0x124

TWI error

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value		Description																													
A	RW		EVENTS_ERROR				TWI error																												
			NotGenerated		0		Event not generated																												
			Generated		1		Event generated																												

#### 6.30.8.8 EVENTS\_RXSTARTED

Address offset: 0x14C

Receive sequence started

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID					A																															
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value	Description																															
A	RW		EVENTS_RXSTARTED		Receive sequence started																															
			NotGenerated	0	Event not generated																															
			Generated	1	Event generated																															

### 6.30.8.9 EVENTS\_TXSTARTED

Address offset: 0x150

Transmit sequence started

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_TXSTARTED		Transmit sequence started																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.30.8.10 EVENTS\_WRITE

Address offset: 0x164

Write command received

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_WRITE		Write command received																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.30.8.11 EVENTS\_READ

Address offset: 0x168

Read command received

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																				A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_READ				Read command received																															
			NotGenerated	0	Event not generated																																
			Generated	1	Event generated																																

### 6.30.8.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			B																										A					
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value		ID	Value		Description																										
A	RW	WRITE_SUSPEND					Shortcut between event <b>WRITE</b> and task <b>SUSPEND</b>																											
			Disabled		0		Disable shortcut																											
			Enabled		1		Enable shortcut																											
B	RW	READ_SUSPEND					Shortcut between event <b>READ</b> and task <b>SUSPEND</b>																											
			Disabled		0		Disable shortcut																											
			Enabled		1		Enable shortcut																											

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID			H								G	F								E	B								A							
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field	Value ID	Value		Description																															
A	RW	STOPPED			Enable or disable interrupt for event STOPPED																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																
B	RW	ERROR			Enable or disable interrupt for event ERROR																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																
E	RW	RXSTARTED			Enable or disable interrupt for event RXSTARTED																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																
F	RW	TXSTARTED			Enable or disable interrupt for event TXSTARTED																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																
G	RW	WRITE			Enable or disable interrupt for event WRITE																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																
H	RW	READ			Enable or disable interrupt for event READ																															
		Disabled	0	Disable																																
		Enabled	1	Enable																																

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			H G								F E								B								A							
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	STOPPED		Write '1' to enable interrupt for event STOPPED																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
B	RW	ERROR		Write '1' to enable interrupt for event ERROR																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
E	RW	RXSTARTED		Write '1' to enable interrupt for event RXSTARTED																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
F	RW	TXSTARTED		Write '1' to enable interrupt for event TXSTARTED																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

## Disable interrupt

### 6.30.8.16 ERRORSRC

### Error source

### 6.30.8.17 MATCH

Status register indicating which address had a match

### 6.30.8.18 ENABLE

## Enable TWIS

#### 6.30.8.19 PSEL.SCL

### Pin select for SCL signal

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
ID				C																								B												A	A	A	A	A																			
Reset 0xFFFFFFFF				1																																1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	Acce	Field	Value	ID	Value		Description																																																								
A	RW	PIN	[0..31]		Pin number																																																										
B	RW	PORT	[0..1]		Port number																																																										
C	RW	CONNECT			Connection																																																										
		Disconnected	1	Disconnect																																																											
		Connected	0	Connect																																																											

### 6.30.8.20 PSEL.SDA

Address offset: 0x50C

Pin select for SDA signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			C																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value				Description																											
A	RW PIN		[0..31]				Pin number																											
B	RW PORT		[0..1]				Port number																											
C	RW CONNECT						Connection																											
		Disconnected	1				Disconnect																											
		Connected	0				Connect																											

### 6.30.8.21 RXD.PTR

Address offset: 0x534

RXD Data pointer

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value				Description																											
A	RW PTR						RXD Data pointer																											

See the memory chapter for details about which memories are available for EasyDMA.

### 6.30.8.22 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in RXD buffer

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value				Description																													
A	RW MAXCNT		[0..0xFFFF]				Maximum number of bytes in RXD buffer																													

### 6.30.8.23 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last RXD transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																													
A	R	AMOUNT			[0..0xFFFF]		Number of bytes transferred in the last RXD transaction																													

### 6.30.8.24 RXD.LIST

Address offset: 0x540

EasyDMA list type

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																						A	A					
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																																					
A	RW LIST						List type																																					
			Disabled		0		Disable EasyDMA list																																					
			ArrayList		1		Use array list																																					

### 6.30.8.25 TXD.PTR

Address offset: 0x544

TXD Data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A			
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce	Field	Value ID	Value		Description																																
A	RW	PTR				TXD Data pointer																																
						See the memory chapter for details about which memories are available for EasyDMA.																																

### 6.30.8.26 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in TXD buffer

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	RW	MAXCNT		[0..0xFFFF]				Maximum number of bytes in TXD buffer																											

### 6.30.8.27 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last TXD transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	R	AMOUNT			[0..0xFFFF]		Number of bytes transferred in the last TXD transaction																														

### 6.30.8.28 TXD.LIST

Address offset: 0x550

EasyDMA list type

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW LIST			List type																															
		Disabled	0	Disable EasyDMA list																															
		ArrayList	1	Use array list																															

### 6.30.8.29 ADDRESS[n] (n=0..1)

Address offset: 0x588 + (n × 0x4)

TWI slave address n

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															

### 6.30.8.30 CONFIG

Address offset: 0x594

Configuration register for the address match mechanism

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B A																															
Reset 0x00000001				0 1																															
ID	Acce Field	Value ID	Value	Description																															
A-B	RW	ADDRESS[i] (i=0..1)		Enable or disable address matching on ADDRESS[i]																															
		Disabled	0	Disabled																															
		Enabled	1	Enabled																															

### 6.30.8.31 ORC

Address offset: 0x5C0

Over-read character. Character sent out in case of an over-read of the transmit buffer.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															

## 6.30.9 Electrical specification

### 6.30.9.1 TWIS slave timing specifications

Symbol	Description	Min.	Typ.	Max.	Units
$f_{TWIS,SCL}$	Bit rates for TWIS <sup>38</sup>	100		400	kbps
$t_{TWIS,START}$	Time from PREPARERX/PREPARETX task to ready to receive/transmit		1.5		$\mu$ s
$t_{TWIS,SU\_DAT}$	Data setup time before positive edge on SCL – all modes	300			ns
$t_{TWIS,HD\_DAT}$	Data hold time after negative edge on SCL – all modes	500			ns
$t_{TWIS,HD\_STA,100kbps}$	TWI slave hold time from for START condition (SDA low to SCL low), 100 kbps	5200			ns
$t_{TWIS,HD\_STA,400kbps}$	TWI slave hold time from for START condition (SDA low to SCL low), 400 kbps	1300			ns
$t_{TWIS,SU\_STO,100kbps}$	TWI slave setup time from SCL high to STOP condition, 100 kbps	5200			ns
$t_{TWIS,SU\_STO,400kbps}$	TWI slave setup time from SCL high to STOP condition, 400 kbps	1300			ns
$t_{TWIS,BUF,100kbps}$	TWI slave bus free time between STOP and START conditions, 100 kbps		4700		ns
$t_{TWIS,BUF,400kbps}$	TWI slave bus free time between STOP and START conditions, 400 kbps		1300		ns




Figure 171: TWIS timing diagram, 1 byte transaction

## 6.31 UART — Universal asynchronous receiver/transmitter

<sup>38</sup> High bit rates or stronger pull-ups may require GPIOs to be set as High Drive, see [GPIO](#) chapter for more details.




Figure 172: UART configuration

### 6.31.1 Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

- Full-duplex operation
- Automatic flow control
- Parity checking and generation for the 9<sup>th</sup> data bit

As illustrated in [UART configuration](#) on page 483, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

**Note:** The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See [CLOCK — Clock control](#) on page 80 for more information.

### 6.31.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers respectively.

If the CONNECT field of a PSEL.xxx register is set to Disconnected, the associated UART signal will not be connected to any physical pin. The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in [Pin configuration](#) on page 483.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 126: GPIO configuration

### 6.31.3 Shared resources

The UART shares registers and resources with other peripherals that have the same ID as the UART.

All peripherals with the same ID as the UART must be disabled before configuring and using the UART. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See [Instantiation](#) on page 22 for details on peripherals and their IDs.

### 6.31.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted, the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled, a transmission will be automatically suspended when CTS is deactivated, and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see [Suspending the UART](#) on page 485.




Figure 173: UART transmission

### 6.31.5 Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO, a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see [UART reception](#) on page 485.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in [UART reception](#) on page 485. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data, the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and can generate a new event immediately after the RXD register is read (emptied) by the CPU.




Figure 174: UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

### 6.31.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

### 6.31.7 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

### 6.31.8 Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

### 6.31.9 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register [CONFIG](#) on page 494. If odd parity is desired, it can be configured using the register [CONFIG](#) on page 494. See the register description for details.

The amount of stop bits can also be configured through the register [CONFIG](#) on page 494.

### 6.31.10 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40002000	UART	UART0	Universal asynchronous receiver/transmitter	Deprecated

Table 127: Instances

Register	Offset	Description
<a href="#">TASKS_STARTRX</a>	0x000	Start UART receiver
<a href="#">TASKS_STOPRX</a>	0x004	Stop UART receiver
<a href="#">TASKS_STARTTX</a>	0x008	Start UART transmitter
<a href="#">TASKS_STOPTX</a>	0x00C	Stop UART transmitter
<a href="#">TASKS_SUSPEND</a>	0x01C	Suspend UART
<a href="#">EVENTS_CTS</a>	0x100	CTS is activated (set low). Clear To Send.
<a href="#">EVENTS_NCTS</a>	0x104	CTS is deactivated (set high). Not Clear To Send.
<a href="#">EVENTS_RXDRDY</a>	0x108	Data received in RXD
<a href="#">EVENTS_TXDRDY</a>	0x11C	Data sent from TXD
<a href="#">EVENTS_ERROR</a>	0x124	Error detected
<a href="#">EVENTS_RXT0</a>	0x144	Receiver timeout
<a href="#">SHORTS</a>	0x200	Shortcuts between local events and tasks
<a href="#">INTENSET</a>	0x304	Enable interrupt
<a href="#">INTENCLR</a>	0x308	Disable interrupt
<a href="#">ERRORSRC</a>	0x480	Error source
<a href="#">ENABLE</a>	0x500	Enable UART
<a href="#">PSEL.RTS</a>	0x508	Pin select for RTS
<a href="#">PSEL.TXD</a>	0x50C	Pin select for TXD
<a href="#">PSEL.CTS</a>	0x510	Pin select for CTS
<a href="#">PSEL.RXD</a>	0x514	Pin select for RXD
<a href="#">RXD</a>	0x518	RXD register
<a href="#">TXD</a>	0x51C	TXD register
<a href="#">BAUDRATE</a>	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
<a href="#">CONFIG</a>	0x56C	Configuration of parity and hardware flow control

Table 128: Register overview

#### 6.31.10.1 TASKS\_STARTRX

Address offset: 0x000

Start UART receiver

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value				Description																											
A	W	TASKS_STARTRX					Start UART receiver																											
		Trigger	1				Trigger task																											

### 6.31.10.2 TASKS\_STOPPRX

Address offset: 0x004

## Stop UART receiver

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Accs Field	Value ID	Value				Description																											
A	W	TASKS_STOPRX					Stop UART receiver																											
		Trigger	1				Trigger task																											

### 6.31.10.3 TASKS STARTTX

Address offset: 0x008

Start UART transmitter

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acces Field	Value ID	Value		Description																													
A	W	TASKS_STARTTX			Start UART transmitter																													
		Trigger	1		Trigger task																													

#### 6.31.10.4 TASKS STOPTH

Address offset: 0x00C

### Stop UART transmitter

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID										A																																		
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value				Description																																	
A	W	TASKS_STOPTX							Stop UART transmitter																																			
		Trigger			1				Trigger task																																			

### 6.31.10.5 TASKS SUSPEND

Address offset: 0x01C

## Suspend UART

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_SUSPEND		Suspend UART																															
		Trigger	1	Trigger task																															

### 6.31.10.6 EVENTS\_CTS

Address offset: 0x100

CTS is activated (set low). Clear To Send.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID				A																																		
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field		Value ID	Value		Description																																
A	RW		EVENTS_CTS		CTS is activated (set low). Clear To Send.																																	
			NotGenerated		0		Event not generated																															
			Generated		1		Event generated																															

### 6.31.10.7 EVENTS\_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit number					31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID					A																															
Reset 0x00000000					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value	Description																															
A	RW		EVENTS_NCTS		CTS is deactivated (set high). Not Clear To Send.																															
			NotGenerated	0	Event not generated																															
			Generated	1	Event generated																															

### 6.31.10.8 EVENTS\_RXDRDY

Address offset: 0x108

Data received in RXD

Bit number	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID	A																															
Reset 0x00000000	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID		Value		Description																									
A	RW		EVENTS_RXDRDY		NotGenerated		0		Data received in RXD																							
			NotGenerated		0		Event not generated																									
			Generated		1		Event generated																									

### 6.31.10.9 EVENTS TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																				A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_TXDRDY		Data sent from TXD																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

### 6.31.10.10 EVENTS\_ERROR

Address offset: 0x124

Error detected

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ERROR		Error detected																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.31.10.11 EVENTS\_RXTO

Address offset: 0x144

Receiver timeout

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																				A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_RXTO				Receiver timeout																															
			NotGenerated	0	Event not generated																																
			Generated	1	Event generated																																

### 6.31.10.12 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				B A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	CTS_STARTRX				Shortcut between event CTS and task STARTRX																													
			Disabled	0	Disable shortcut																														
			Enabled	1	Enable shortcut																														
B	RW	NCTS_STOPRX				Shortcut between event NCTS and task STOPRX																													
			Disabled	0	Disable shortcut																														
			Enabled	1	Enable shortcut																														

### 6.31.10.13 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F																E				D		C				B		A			
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	CTS				Write '1' to enable interrupt for event <a href="#">CTS</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	NCTS				Write '1' to enable interrupt for event <a href="#">NCTS</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	RXDRDY				Write '1' to enable interrupt for event <a href="#">RXDRDY</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	TXDRDY				Write '1' to enable interrupt for event <a href="#">TXDRDY</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
E	RW	ERROR				Write '1' to enable interrupt for event <a href="#">ERROR</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
F	RW	RXTO				Write '1' to enable interrupt for event <a href="#">RXTO</a>																												
			Set	1	Enable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													

### 6.31.10.14 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																			
ID		F														E				D				C				B				A					
Reset 0x00000000		0 0																																			
ID	Acce Field	Value ID	Value	Description																																	
A	RW CTS			Write '1' to disable interrupt for event <a href="#">CTS</a>																																	
		Clear	1	Disable																																	
		Disabled	0	Read: Disabled																																	
		Enabled	1	Read: Enabled																																	
B	RW NCTS			Write '1' to disable interrupt for event <a href="#">NCTS</a>																																	
		Clear	1	Disable																																	
		Disabled	0	Read: Disabled																																	
		Enabled	1	Read: Enabled																																	
C	RW RXDRDY			Write '1' to disable interrupt for event <a href="#">RXDRDY</a>																																	
		Clear	1	Disable																																	

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			F																E				D		C				B		A			
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
D	RW TXDRDY			Write '1' to disable interrupt for event <a href="#">TXDRDY</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
E	RW ERROR			Write '1' to disable interrupt for event <a href="#">ERROR</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
F	RW RXTO			Write '1' to disable interrupt for event <a href="#">RXTO</a>																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

### 6.31.10.15 ERRORSRC

Address offset: 0x480

Error source

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
A	RW	OVERRUN			Overrun error																													
					A start bit is received while the previous data still lies in RXD. (Previous data is lost.)																													
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
B	RW	PARITY			Parity error																													
					A character with bad parity is received, if HW parity check is enabled.																													
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
C	RW	FRAMING			Framing error occurred																													
					A valid stop bit is not detected on the serial data input after all bits in a character have been received.																													
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
D	RW	BREAK			Break condition																													
					The serial data input is '0' for longer than the length of a data frame. (The data frame length is 10 bits without parity bit, and 11 bits with parity bit.).																													
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													

### 6.31.10.16 ENABLE

Address offset: 0x500

## Enable UART

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW ENABLE			Enable or disable UART																														
		Disabled	0	Disable UART																														
		Enabled	4	Enable UART																														

## 6.31.10.17 PSEL.RTS

Address offset: 0x508

Pin select for RTS

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C B A A A A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

## 6.31.10.18 PSEL.TXD

Address offset: 0x50C

Pin select for TXD

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			C B A A A A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value	Description																														
A	RW PIN		[0..31]	Pin number																														
B	RW PORT		[0..1]	Port number																														
C	RW CONNECT			Connection																														
		Disconnected	1	Disconnect																														
		Connected	0	Connect																														

## 6.31.10.19 PSEL.CTS

Address offset: 0x510

Pin select for CTS

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID			C																								B												A	A	A	A	A
Reset 0xFFFFFFFF			1																																								
ID	Acce	Field	Value	ID	Value	Description																																					
A	RW	PIN	[0..31]		Pin number																																						
B	RW	PORT	[0..1]		Port number																																						
C	RW	CONNECT			Connection																																						
		Disconnected	1		Disconnect																																						
		Connected	0		Connect																																						

### 6.31.10.20 PSEL.RXD

Address offset: 0x514

Pin select for RXD

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			C																												B				A	A	A	A
Reset 0xFFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				
ID	Acce Field	Value ID	Value				Description																															
A	RW PIN		[0..31]				Pin number																															
B	RW PORT		[0..1]				Port number																															
C	RW CONNECT						Connection																															
		Disconnected	1				Disconnect																															
		Connected	0				Connect																															

### 6.31.10.21 RXD

Address offset: 0x518

RXD register

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	R	RXD	RX data received in previous transfers, double buffered																															

### 6.31.10.22 TXD

Address offset: 0x51C

TXD register

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																												A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																													
A	W	TXD				TX data to be transferred																													

### 6.31.10.23 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0x04000000			0 0 0 0 0 1 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW BAUDRATE	Baud1200	0x0004F000	1200 baud (actual rate: 1205)																														
		Baud2400	0x0009D000	2400 baud (actual rate: 2396)																														
		Baud4800	0x0013B000	4800 baud (actual rate: 4808)																														
		Baud9600	0x00275000	9600 baud (actual rate: 9598)																														
		Baud14400	0x003B0000	14400 baud (actual rate: 14414)																														
		Baud19200	0x004EA000	19200 baud (actual rate: 19208)																														
		Baud28800	0x0075F000	28800 baud (actual rate: 28829)																														
		Baud31250	0x00800000	31250 baud																														
		Baud38400	0x009D5000	38400 baud (actual rate: 38462)																														
		Baud56000	0x00E50000	56000 baud (actual rate: 55944)																														
		Baud57600	0x00EBF000	57600 baud (actual rate: 57762)																														
		Baud76800	0x013A9000	76800 baud (actual rate: 76923)																														
		Baud115200	0x01D7E000	115200 baud (actual rate: 115942)																														
		Baud230400	0x03AFB000	230400 baud (actual rate: 231884)																														
		Baud250000	0x04000000	250000 baud																														
		Baud460800	0x075F7000	460800 baud (actual rate: 470588)																														
		Baud921600	0x0EBED000	921600 baud (actual rate: 941176)																														
		Baud1M	0x10000000	1Mega baud																														

### 6.31.10.24 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B B B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW HWFC			Hardware flow control																														
		Disabled	0	Disabled																														
		Enabled	1	Enabled																														
B	RW PARITY			Parity																														
		Excluded	0x0	Exclude parity bit																														
		Included	0x7	Include parity bit																														
C	RW STOP			Stop bits																														
		One	0	One stop bit																														
		Two	1	Two stop bits																														
D	RW PARITYTYPE			Even or odd parity type																														
		Even	0	Even parity																														
		Odd	1	Odd parity																														

## 6.31.11 Electrical specification

### 6.31.11.1 UART electrical specification

Symbol	Description	Min.	Typ.	Max.	Units
$f_{\text{UART}}$	Baud rate for UART <sup>39</sup> .			1000	kbps
$t_{\text{UART,CTSH}}$	CTS high time	1			$\mu\text{s}$
$t_{\text{UART,START}}$	Time from STARTRX/STARTTX task to transmission started		1		$\mu\text{s}$

## 6.32 UARTE — Universal asynchronous receiver/transmitter with EasyDMA

The Universal asynchronous receiver/transmitter with EasyDMA (UARTE) offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS) support in hardware at a rate up to 1 Mbps, and EasyDMA data transfer from/to RAM.

Listed here are the main features for UARTE:

- Full-duplex operation
- Automatic hardware flow control
- Optional even parity bit checking and generation
- EasyDMA
- Up to 1 Mbps baudrate
- Return to IDLE between transactions supported (when using HW flow control)
- One or two stop bit
- Least significant bit (LSB) first




Figure 175: UARTE configuration

The GPIOs used for each UART interface can be chosen from any GPIO on the device and are independently configurable. This enables great flexibility in device pinout and efficient use of board space and signal routing.

**Note:** The external crystal oscillator must be enabled to obtain sufficient clock accuracy for stable communication. See [CLOCK — Clock control](#) on page 80 for more information.

<sup>39</sup> High baud rates may require GPIOs to be set as High Drive, see [GPIO](#) for more details.

### 6.32.1 EasyDMA

The UARTE implements EasyDMA for reading and writing to and from the RAM.

If the TXD.PTR and the RXD.PTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See [Memory](#) on page 19 for more information about the different memory regions.

The .PTR and .MAXCNT registers are double-buffered. They can be updated and prepared for the next RX/TX transmission immediately after having received the RXSTARTED/TXSTARTED event.

The ENDRX and ENDTX events indicate that the EasyDMA is finished accessing the RX or TX buffer in RAM.

### 6.32.2 Transmission

The first step of a DMA transmission is storing bytes in the transmit buffer and configuring EasyDMA. This is achieved by writing the initial address pointer to TXD.PTR, and the number of bytes in the RAM buffer to TXD.MAXCNT. The UARTE transmission is started by triggering the STARTTX task.

After each byte has been sent over the TXD line, a TXDRDY event will be generated.

When all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have been transmitted, the UARTE transmission will end automatically and an ENDTX event will be generated.

A UARTE transmission sequence is stopped by triggering the STOPTX task. A TXSTOPPED event will be generated when the UARTE transmitter has stopped.

If the ENDTX event has not already been generated when the UARTE transmitter has come to a stop, the UARTE will generate the ENDTX event explicitly even though all bytes in the TXD buffer, as specified in the TXD.MAXCNT register, have not been transmitted.

If flow control is enabled through the HWFC field in the CONFIG register, a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as shown in the following figure. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 176: UARTE transmission

The UARTE transmitter will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTTX or after it has been stopped via STOPTX and the TXSTOPPED

event has been generated. See [POWER — Power supply](#) on page 58 for more information about power modes.

### 6.32.3 Reception

The UARTE receiver is started by triggering the STARTRX task. The UARTE receiver is using EasyDMA to store incoming data in an RX buffer in RAM.

The RX buffer is located at the address specified in the RXD.PTR register. The RXD.PTR register is double-buffered and it can be updated and prepared for the next STARTRX task immediately after the RXSTARTED event is generated. The size of the RX buffer is specified in the RXD.MAXCNT register. The UARTE generates an ENDRX event when it has filled up the RX buffer, as seen in the following figure.

For each byte received over the RXD line, an RXDRDY event will be generated. This event is likely to occur before the corresponding data has been transferred to Data RAM.

The RXD.AMOUNT register can be queried following an ENDRX event to see how many new bytes have been transferred to the RX buffer in RAM since the previous ENDRX event.




Figure 177: UARTE reception

The UARTE receiver is stopped by triggering the STOPRX task. An RXTO event is generated when the UARTE has stopped. The UARTE will make sure that an impending ENDRX event will be generated before the RXTO event is generated. This means that the UARTE will guarantee that no ENDRX event will be generated after RXTO, unless the UARTE is restarted or a FLUSHRX command is issued after the RXTO event is generated.

**Note:** If the ENDRX event has not been generated when the UARTE receiver stops, indicating that all pending content in the RX FIFO has been moved to the RX buffer, the UARTE will generate the ENDRX event explicitly even though the RX buffer is not full. In this scenario the ENDRX event will be generated before the RXTO event is generated.

To determine the amount of bytes the RX buffer has received, the CPU can read the RXD.AMOUNT register following the ENDRX event or the RXTO event.

The UARTE is able to receive up to four bytes after the STOPRX task has been triggered, as long as these are sent in succession immediately after the RTS signal is deactivated. After the RTS is deactivated, the UART is able to receive bytes for a period of time equal to the time needed to send four bytes on the configured baud rate.

After the RXTO event is generated the internal RX FIFO may still contain data, and to move this data to RAM the FLUSHRX task must be triggered. To make sure that this data does not overwrite data in the RX buffer, the RX buffer should be emptied or the RXD.PTR should be updated before the FLUSHRX task is triggered. To make sure that all data in the RX FIFO is moved to the RX buffer, the RXD.MAXCNT register must be set to  $RXD.MAXCNT > 4$ , as seen in the following figure. The UARTE will generate the ENDRX event after completing the FLUSHRX task even if the RX FIFO was empty or if the RX buffer does not get filled up. To be able to know how many bytes have actually been received into the RX buffer in this case, the CPU can read the RXD.AMOUNT register following the ENDRX event.




Figure 178: UARTE reception with forced stop via STOPRX

If HW flow control is enabled through the HWFC field in the CONFIG register, the RTS signal will be deactivated when the receiver is stopped via the STOPRX task or when the UARTE is only able to receive four more bytes in its internal RX FIFO.

With flow control disabled, the UARTE will function in the same way as when the flow control is enabled except that the RTS line will not be used. This means that no signal will be generated when the UARTE has reached the point where it is only able to receive four more bytes in its internal RX FIFO. Data received when the internal RX FIFO is filled up, will be lost.

The UARTE receiver will be in its lowest activity level, and consume the least amount of energy, when it is stopped, i.e. before it is started via STARTRX or after it has been stopped via STOPRX and the RXTO event has been generated. See [POWER — Power supply](#) on page 58 for more information about power modes.

### 6.32.4 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

An ERROR event will not stop reception. If the error was a parity error, the received byte will still be transferred into Data RAM, and so will following incoming bytes. If there was a framing error (wrong stop bit), that specific byte will NOT be stored into Data RAM, but following incoming bytes will.

### 6.32.5 Using the UARTE without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

### 6.32.6 Parity and stop bit configuration

Automatic even parity generation for both transmission and reception can be configured using the register **CONFIG** on page 512. If odd parity is desired, it can be configured using the register **CONFIG** on page 512. See the register description for details.

The amount of stop bits can also be configured through the register **CONFIG** on page 512.

### 6.32.7 Low power

When putting the system in low power and the peripheral is not needed, lowest possible power consumption is achieved by stopping, and then disabling the peripheral.

The STOPTX and STOPRX tasks may not be always needed (the peripheral might already be stopped), but if STOPTX and/or STOPRX is sent, software shall wait until the TXSTOPPED and/or RXTO event is received in response, before disabling the peripheral through the ENABLE register.

### 6.32.8 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UARTE are mapped to physical pins according to the configuration specified in the PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers respectively.

The PSEL.RXD, PSEL.CTS, PSEL.RTS, and PSEL.TXD registers and their configurations are only used as long as the UARTE is enabled, and retained only for the duration the device is in ON mode. PSEL.RXD, PSEL.RTS, PSEL.RTS, and PSEL.TXD must only be configured when the UARTE is disabled.

To secure correct signal levels on the pins by the UARTE when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in the following table.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UARTE signal	UARTE pin	Direction	Output value
RXD	As specified in PSEL.RXD	Input	Not applicable
CTS	As specified in PSEL.CTS	Input	Not applicable
RTS	As specified in PSEL.RTS	Output	1
TXD	As specified in PSEL.TXD	Output	1

Table 129: GPIO configuration before enabling peripheral

### 6.32.9 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40002000	UARTE	UARTE0	Universal asynchronous receiver/transmitter with EasyDMA, unit 0	
0x40028000	UARTE	UARTE1	Universal asynchronous receiver/transmitter with EasyDMA, unit 1	

Table 130: Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_FLUSHRX	0x02C	Flush RX FIFO into RX buffer

Register	Offset	Description
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD (but potentially not yet transferred to Data RAM)
EVENTS_ENDRX	0x110	Receive buffer is filled up
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ENDTX	0x120	Last TX byte transmitted
EVENTS_ERROR	0x124	Error detected
EVENTS_RXT0	0x144	Receiver timeout
EVENTS_RXSTARTED	0x14C	UART receiver has started
EVENTS_TXSTARTED	0x150	UART transmitter has started
EVENTS_TXSTOPPED	0x158	Transmitter stopped
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
		This register is read/write one to clear.
ENABLE	0x500	Enable UART
PSEL.RTS	0x508	Pin select for RTS signal
PSEL.TXD	0x50C	Pin select for TXD signal
PSEL.CTS	0x510	Pin select for CTS signal
PSEL.RXD	0x514	Pin select for RXD signal
BAUDRATE	0x524	Baud rate. Accuracy depends on the HFCLK source selected.
RXD.PTR	0x534	Data pointer
RXD.MAXCNT	0x538	Maximum number of bytes in receive buffer
RXD.AMOUNT	0x53C	Number of bytes transferred in the last transaction
TXD.PTR	0x544	Data pointer
TXD.MAXCNT	0x548	Maximum number of bytes in transmit buffer
TXD.AMOUNT	0x54C	Number of bytes transferred in the last transaction
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 131: Register overview

### 6.32.9.1 TASKS\_STARTRX

Address offset: 0x000

Start UART receiver

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																														
ID		A																														
Reset 0x00000000		0 0																														
ID	Acces Field	Value ID	Value	Description																												
A	W	TASKS_STARTRX		Start UART receiver																												
		Trigger	1	Trigger task																												

### 6.32.9.2 TASKS\_STOPRX

Address offset: 0x004

Stop UART receiver

### 6.32.9.3 TASKS STARTTX

### Start UART transmitter

#### 6.32.9.4 TASKS STOPTHX

### Stop UART transmitter

### 6.32.9.5 TASKS FLUSHRX

Flush RX FIFO into RX buffer

### 6.32.9.6 EVENTS CTS

CTS is activated (set low). Clear To Send.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_CTS		CTS is activated (set low). Clear To Send.																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.7 EVENTS\_NCTS

Address offset: 0x104

CTS is deactivated (set high). Not Clear To Send.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_NCTS		CTS is deactivated (set high). Not Clear To Send.																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.8 EVENTS\_RXDRDY

Address offset: 0x108

Data received in RXD (but potentially not yet transferred to Data RAM)

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_RXDRDY				Data received in RXD (but potentially not yet transferred to Data RAM)																															
			NotGenerated	0		Event not generated																															
			Generated	1		Event generated																															

### 6.32.9.9 EVENTS\_ENDRX

Address offset: 0x110

Receive buffer is filled up

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_ENDRX		Receive buffer is filled up																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.10 EVENTS\_TXDRDY

Address offset: 0x11C

Data sent from TXD

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_TXDRDY		Data sent from TXD																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.11 EVENTS\_ENDTX

Address offset: 0x120

Last TX byte transmitted

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID				A																																
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																																
A	RW	EVENTS_ENDTX		Last TX byte transmitted																																
		NotGenerated	0	Event not generated																																
		Generated	1	Event generated																																

### 6.32.9.12 EVENTS\_ERROR

Address offset: 0x124

Error detected

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value	Description																															
A	RW	EVENTS_ERROR				Error detected																															
			NotGenerated	0	Event not generated																																
			Generated	1	Event generated																																

### 6.32.9.13 EVENTS\_RXTO

Address offset: 0x144

Receiver timeout

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_RXTO		Receiver timeout																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.14 EVENTS\_RXSTARTED

Address offset: 0x14C

UART receiver has started

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_RXSTARTED		UART receiver has started																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.15 EVENTS\_TXSTARTED

Address offset: 0x150

UART transmitter has started

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_TXSTARTED		UART transmitter has started																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.32.9.16 EVENTS\_TXSTOPPED

Address offset: 0x158

Transmitter stopped

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																				A	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value		Description																															
A	RW	EVENTS_TXSTOPPED				Transmitter stopped																															
			NotGenerated	0		Event not generated																															
			Generated	1		Event generated																															

### 6.32.9.17 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
ID																												D		C											
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce	Field	Value	ID	Value	Description																																			
C	RW	ENDRX_STARTRX				Shortcut between event <a href="#">ENDRX</a> and task <a href="#">STARTRX</a>																																			
			Disabled	0	Disable shortcut																																				
			Enabled	1	Enable shortcut																																				
D	RW	ENDRX_STOPRX				Shortcut between event <a href="#">ENDRX</a> and task <a href="#">STOPRX</a>																																			
			Disabled	0	Disable shortcut																																				
			Enabled	1	Enable shortcut																																				

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																				
ID				L												J				I				H				G				F				E				D				C				B				A			
Reset 0x00000000				0																																																			
ID	Acce Field		Value ID	Value		Description																																																	
A	RW	CTS		Enable or disable interrupt for event <a href="#">CTS</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
B	RW	NCTS		Enable or disable interrupt for event <a href="#">NCTS</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
C	RW	RXDRDY		Enable or disable interrupt for event <a href="#">RXDRDY</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
D	RW	ENDRX		Enable or disable interrupt for event <a href="#">ENDRX</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
E	RW	TXDRDY		Enable or disable interrupt for event <a href="#">TXDRDY</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
F	RW	ENDTX		Enable or disable interrupt for event <a href="#">ENDTX</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
G	RW	ERROR		Enable or disable interrupt for event <a href="#">ERROR</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
H	RW	RXTO		Enable or disable interrupt for event <a href="#">RXTO</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
I	RW	RXSTARTED		Enable or disable interrupt for event <a href="#">RXSTARTED</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
J	RW	TXSTARTED		Enable or disable interrupt for event <a href="#">TXSTARTED</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		
L	RW	TXSTOPPED		Enable or disable interrupt for event <a href="#">TXSTOPPED</a>																																																			
			Disabled	0	Disable																																																		
			Enabled	1	Enable																																																		

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																																															
ID																								L		J		I		H																						G		F		E				D		C		B		A	
Reset 0x00000000				0 0																																																															

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			L J I H																G F E D C B A															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
		Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">NCTS</a>																																
B	RW NCTS	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">NCTS</a>																																
C	RW RXDRDY	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">RXDRDY</a>																																
D	RW ENDRX	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">ENDRX</a>																																
E	RW TXDRDY	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">TXDRDY</a>																																
F	RW ENDTX	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">ENDTX</a>																																
G	RW ERROR	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">ERROR</a>																																
H	RW RXTO	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">RXTO</a>																																
I	RW RXSTARTED	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">RXSTARTED</a>																																
J	RW TXSTARTED	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">TXSTARTED</a>																																
L	RW TXSTOPPED	Set	1	Enable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														
		Write '1' to enable interrupt for event <a href="#">TXSTOPPED</a>																																

### 6.32.9.20 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			L J I H														G F E D C B A																	
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
A	RW	CTS			Write '1' to disable interrupt for event <a href="#">CTS</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
B	RW	NCTS			Write '1' to disable interrupt for event <a href="#">NCTS</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
C	RW	RXDRDY			Write '1' to disable interrupt for event <a href="#">RXDRDY</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
D	RW	ENDRX			Write '1' to disable interrupt for event <a href="#">ENDRX</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
E	RW	TXDRDY			Write '1' to disable interrupt for event <a href="#">TXDRDY</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
F	RW	ENDTX			Write '1' to disable interrupt for event <a href="#">ENDTX</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
G	RW	ERROR			Write '1' to disable interrupt for event <a href="#">ERROR</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
H	RW	RXTO			Write '1' to disable interrupt for event <a href="#">RXTO</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
I	RW	RXSTARTED			Write '1' to disable interrupt for event <a href="#">RXSTARTED</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
J	RW	TXSTARTED			Write '1' to disable interrupt for event <a href="#">TXSTARTED</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													
L	RW	TXSTOPPED			Write '1' to disable interrupt for event <a href="#">TXSTOPPED</a>																													
			Clear	1	Disable																													
			Disabled	0	Read: Disabled																													
			Enabled	1	Read: Enabled																													

### 6.32.9.21 ERRORSRC

Address offset: 0x480

Error source

This register is read/write one to clear.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			D C B A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	OVERRUN		Overrun error																														
				A start bit is received while the previous data still lies in RXD. (Previous data is lost.)																														
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
B	RW	PARITY		Parity error																														
				A character with bad parity is received, if HW parity check is enabled.																														
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
C	RW	FRAMING		Framing error occurred																														
				A valid stop bit is not detected on the serial data input after all bits in a character have been received.																														
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													
D	RW	BREAK		Break condition																														
				The serial data input is '0' for longer than the length of a data frame. (The data frame length is 10 bits without parity bit, and 11 bits with parity bit).																														
			NotPresent	0	Read: error not present																													
			Present	1	Read: error present																													

### 6.32.9.22 ENABLE

Address offset: 0x500

Enable UART

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	ENABLE		Enable or disable UARTE																															
		Disabled	0	Disable UARTE																															
		Enabled	8	Enable UARTE																															

### 6.32.9.23 PSEL.RTS

Address offset: 0x508

Pin select for RTS signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID			C																								B												A	A	A	A	A
Reset 0xFFFFFFFF			1																																								
ID	Acce	Field	Value		ID	Value		Description																																			
A	RW	PIN	[0..31]					Pin number																																			
B	RW	PORT	[0..1]					Port number																																			
C	RW	CONNECT						Connection																																			
		Disconnected	1		Disconnect																																						
		Connected	0		Connect																																						

### 6.32.9.24 PSEL.TXD

Address offset: 0x50C

Pin select for TXD signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID			C																								B												A	A	A	A	A
Reset 0xFFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1								
ID	Acce Field	Value ID	Value				Description																																				
A	RW PIN		[0..31]				Pin number																																				
B	RW PORT		[0..1]				Port number																																				
C	RW CONNECT						Connection																																				
		Disconnected	1				Disconnect																																				
		Connected	0				Connect																																				

### 6.32.9.25 PSEL.CTS

Address offset: 0x510

Pin select for CTS signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																										
ID			C																										B											A	A	A	A	A																
Reset 0xFFFFFFFF			1																															1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ID	Acce Field	Value ID	Value				Description																																																					
A	RW	PIN	[0..31]				Pin number																																																					
B	RW	PORT	[0..1]				Port number																																																					
C	RW	CONNECT					Connection																																																					
		Disconnected	1				Disconnect																																																					
		Connected	0				Connect																																																					

### 6.32.9.26 PSEL.RXD

Address offset: 0x514

Pin select for RXD signal

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									
ID			C																								B												A	A	A	A	A
Reset 0xFFFFFFFF			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1									
ID	Acce Field	Value ID	Value				Description																																				
A	RW PIN		[0..31]				Pin number																																				
B	RW PORT		[0..1]				Port number																																				
C	RW CONNECT						Connection																																				
		Disconnected	1				Disconnect																																				
		Connected	0				Connect																																				

### 6.32.9.27 BAUDRATE

Address offset: 0x524

Baud rate. Accuracy depends on the HFCLK source selected.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
Reset 0x04000000			0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value			Description																																
A	RW	BAUDRATE				Baud rate																																
		Baud1200	0x0004F000			1200 baud (actual rate: 1205)																																
		Baud2400	0x0009D000			2400 baud (actual rate: 2396)																																
		Baud4800	0x0013B000			4800 baud (actual rate: 4808)																																
		Baud9600	0x00275000			9600 baud (actual rate: 9598)																																
		Baud14400	0x003AF000			14400 baud (actual rate: 14401)																																
		Baud19200	0x004EA000			19200 baud (actual rate: 19208)																																
		Baud28800	0x0075C000			28800 baud (actual rate: 28777)																																
		Baud31250	0x00800000			31250 baud																																
		Baud38400	0x009D0000			38400 baud (actual rate: 38369)																																
		Baud56000	0x00E50000			56000 baud (actual rate: 55944)																																
		Baud57600	0x00EB0000			57600 baud (actual rate: 57554)																																
		Baud76800	0x013A9000			76800 baud (actual rate: 76923)																																
		Baud115200	0x01D60000			115200 baud (actual rate: 115108)																																
		Baud230400	0x03B00000			230400 baud (actual rate: 231884)																																
		Baud250000	0x04000000			250000 baud																																
		Baud460800	0x07400000			460800 baud (actual rate: 457143)																																
		Baud921600	0x0F000000			921600 baud (actual rate: 941176)																																
		Baud1M	0x10000000			1 megabaud																																

### 6.32.9.28 RXD.PTR

Address offset: 0x534

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID			Value			Description																																	
A	RW PTR								Data pointer																																	

See the memory chapter for details about which memories are available for EasyDMA.

### 6.32.9.29 RXD.MAXCNT

Address offset: 0x538

Maximum number of bytes in receive buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																													
A	RW	MAXCNT			[0..0xFFFF]		Maximum number of bytes in receive buffer																													

### 6.32.9.30 RXD.AMOUNT

Address offset: 0x53C

Number of bytes transferred in the last transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value		Description																														
A	R	AMOUNT			[0..0xFFFF]		Number of bytes transferred in the last transaction																														

### 6.32.9.31 TXD.PTR

Address offset: 0x544

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID			Value			Description																																		
A	RW	PTR				Data pointer																																					

See the memory chapter for details about which memories are available for EasyDMA.

### 6.32.9.32 TXD.MAXCNT

Address offset: 0x548

Maximum number of bytes in transmit buffer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field		Value ID	Value		Description																														
A	RW	MAXCNT		[0..0xFFFF]		Maximum number of bytes in transmit buffer																														

### 6.32.9.33 TXD.AMOUNT

Address offset: 0x54C

Number of bytes transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	R	AMOUNT		[0..0xFFFF]				Number of bytes transferred in the last transaction																											

### 6.32.9.34 CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																												D				C				B	B	B	A
Reset 0x00000000				0 0																																			
ID	Acce Field		Value ID	Value		Description																																	
A	RW	HWFC				Hardware flow control																																	
			Disabled	0	Disabled																																		
			Enabled	1	Enabled																																		
B	RW	PARITY				Parity																																	
			Excluded	0x0	Exclude parity bit																																		
			Included	0x7	Include even parity bit																																		
C	RW	STOP				Stop bits																																	
			One	0	One stop bit																																		
			Two	1	Two stop bits																																		
D	RW	PARITYTYPE				Even or odd parity type																																	
			Even	0	Even parity																																		
			Odd	1	Odd parity																																		

## 6.32.10 Electrical specification

### 6.32.10.1 UARTE electrical specification

Symbol	Description	Min.	Typ.	Max.	Units
$f_{UARTE}$	Baud rate for UARTE <sup>40</sup> .			1000	kbps
$t_{UARTE,CTSH}$	CTS high time	1			$\mu$ s
$t_{UARTE,START}$	Time from STARTRX/STARTTX task to transmission started		1		$\mu$ s

## 6.33 USB — Universal serial bus device

The USB device (USB\_D) controller implements a full speed USB device function that meets 2.0 revision of the USB specification.

<sup>40</sup> High baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.




Figure 179: USB device block diagram

Listed here are the main features for USB:

- Implements full-speed (12 Mbps) device fully compliant to [Universal Serial Bus Specification Revision 2.0](#), including following engineering change notices (ECNs) issued by USB Implementers Forum:
  - *Pull-up/pull-down Resistors ECN*
  - *5V Short Circuit Withstand Requirement Change ECN*
- USB device stack available in the Nordic SDK
- Integrated (on-chip) USB transceiver (PHY)
- Software controlled on-chip pull-up on D+
- Endpoints:
  - 2 control (1 IN, 1 OUT)
  - 14 bulk/interrupt (7 IN, 7 OUT)
  - 2 isochronous (1 IN, 1 OUT)
- Supports double buffering for isochronous (ISO) endpoints (IN/OUT)
- Supports USB suspend, resume, and remote wake-up
- 64 bytes buffer size for each bulk/interrupt endpoint
- Up to 1023 bytes buffer size for ISO endpoints
- EasyDMA for all data transfers

### 6.33.1 USB device states

The behavior of a USB device can be modelled through a state diagram.

The USB specification revision 2.0 (see *Chapter 9 USB Device Framework*) defines a number of states for a USB device, as illustrated below.




Figure 180: Device state diagram

The device must change state according to host-initiated traffic and USB bus states. It is up to the software to implement a state machine that matches the above definition. To detect the presence or absence of USB supply (VBUS), the **POWER** chapter defines two events, USBDETECTED and USBREMOVED, which can be used to implement the state machine.

As a general rule when implementing the software, the host behavior shall never be assumed to be predictable. In particular the sequence of commands received during an enumeration. The software shall always react to the current bus conditions or commands sent by the host.

### 6.33.2 USB terminology

The USB specification defines bus states, rather than logic levels on the D+ and D- lines.

For a full speed device, the bus state where the D+ line is high and the D- line is low is defined as the J state. The bus state where D+ is low and D- high is called the K state.

An idle bus, where D+ and D- lines are only polarized through the pull-up on D+ and pull-downs on the host side, will be in J state.

Both lines low are called SE0 (single-ended 0), and both lines high SE1 (single-ended 1).

### 6.33.3 USB pins

The USB peripheral features a number of dedicated pins.

The dedicated USB pins can be grouped in two categories, signal and power. The signal pins consist of the D+ and D- pins, which are to be connected to the USB host. They are dedicated pins, and not available as standard GPIOs. The USB implements the *5V Short Circuit Withstand ECU* meaning that these two pins are not 5 V tolerant.

The signal pins and the pull-up will operate only while VBUS is in its valid voltage range, and USB is enabled through the **ENABLE** register. For details on the USB power supply and VBUS detection, see **POWER**.

See **Pin assignments** on page 557 for more information about the pinout.

### 6.33.4 USB power-up sequence

The physical layer interface (PHY)/USB transceiver is powered separately from the rest of the device (VBUS pin), which has some implications on the USB power-up sequence.

The device is not able to properly signal its presence to the USB host and handle traffic from the host, unless the PHY's power supply is enabled and stable. Turning the PHY's power supply on/off is directly linked to register **ENABLE**. The device provides events that help synchronizing software to the various steps during the power-up sequence.

To make sure that all resources in USB are available and the dedicated USB voltage regulator stabilized, the following is recommended:

- Enable USB after VBUS has been detected only
- Turn the USB pull-up on after:
  - USBPWRRDY event has occurred
  - USBEVENT has occurred, with the READY condition flagged in **EVENTCAUSE**

The following sequence chart illustrates a typical handling of VBUS power-up:




Figure 181: VBUS power-up sequence

Upon VBUS removal detection, signalled by the USBREMOVED event described in **POWER**, it is recommended to let on-going EasyDMA transfers finish (wait for the relevant ENDEPIN[n], ENDISOIN, ENDEPOUT[n] or ENDISOOUT event, see **EasyDMA** on page 518), before disabling USB (by writing **ENABLE=Disabled**). Reading the **ENABLE** register will return Enabled until USB is completely disabled.

### 6.33.5 USB pull-up

The USB pull-up serves two purposes - it indicates to the host that the device is connected to the USB bus, and it indicates the device's speed capability.

When no pull-up is connected to the USB bus, the host sees both D+ and D- lines low, as they are pulled down on the host side by 15 kΩ resistors. The device is not seen by the host and hence in detached state, even though it could be physically connected to the host. USB specification does not allow to draw any current on VBUS in that situation.

When a full-speed device connects its 1.5 kΩ pull-up to D+, the host sees the corresponding line high. The device is then in the attached state. During the enumeration process, the host attempts to determine if the full-speed device also supports higher speeds and initiates communication with the device to further identify it. The USB peripheral implemented in this device supports only full-speed (12 Mbps), and thus ignores the negotiation for higher speeds in accordance with the USB specification revision 2.0.

Register **USBPULLUP** provides means to connect or disconnect the pull-up on D+ under software control. This allows the software to control when USB enumeration takes place. It also allows to emulate a physical disconnect from the USB bus, for instance when re-enumeration is required. **USBPULLUP** has to be enabled to allow the USB peripheral to handle USB traffic and generate appropriate events. This forbids the use of an external pull-up.

Note that disconnecting the pull-up through register **USBPULLUP** while connected to a host, will result in both D+ and D- lines to be pulled low by the host's pull-down resistors. However, as mentioned above, this will also inhibit the generation of the USBRESET event. The pull-up is disabled by default after a chip reset.

The pull-up shall only get connected after USB peripheral has been enabled through register **ENABLE**. The USB pull-up value is automatically changed depending on the bus activity, as specified in *Resistor ECN* which amends the original USB specification version 2.0. The user does not have access to this function, it is handled in hardware.

While they should never be used in normal traffic activity, lines D+ and D- may at any time be forced into state specified in register **DPDMVALUE** by the task **DPDMDRIVE**. The **DPDMNODRIVE** task stops driving them, and PHY returns to normal operation.

### 6.33.6 USB reset

The USB specification defines a USB reset, which is not to be confused with a chip reset. The USB reset is a normal USB bus condition, and is used as part of the enumeration sequence, it does not reset the chip.

The USB reset results from a single-ended low state (SE0) on lines D+/D- for a  $t_{\text{USB,DETRST}}$  amount of time. Only the host is allowed to drive a USB reset condition on the bus. The USB peripheral automatically interprets a SE0 longer than  $t_{\text{USB,DETRST}}$  as a USB reset. When the device detects a USB reset and generates a USBRESET event, the device USB stack and related parts of the application shall re-initialize themselves, and go back to the default state.

Some of the registers in the USB peripheral get automatically reset to a known state, in particular all data endpoints are disabled and the **USBADDR** reset to 0.

After the device has connected to the USB bus (i.e. after VBUS is applied), the device shall not respond to any traffic from the time the pull-up is enabled until it has seen a USB reset condition. This is automatically ensured by the USB peripheral.

After a USB reset, the device shall be fully responsive after at most  $T_{\text{RSTRCY}}$  (according to chapter 7 in the USB specification). Software shall take into account this time that takes the hardware to recover from a USB reset condition.

### 6.33.7 USB suspend and resume

Normally, the host will maintain activity on the USB at least every millisecond according to USB specification. A USB device will enter suspend when there is no activity on the bus (idle) for a given time. The device will resume operation when it receives any non idle signalling.

To signal that the device shall go into low power mode (suspend), the host stops activity on the USB bus, which becomes idle. Only the device pull-up and host pull-downs act on D+ and D-, and the bus is thus kept at a constant J state. It is up to the device to detect this lack of activity, and enter the low power mode (suspend) within a specified time.

The USB host can decide to suspend or resume USB activity at any time. If remote wake-up is enabled, the device may signal to the host to resume from suspend.

#### 6.33.7.1 Entering suspend

The USB peripheral automatically detects lack of activity for more than a defined amount of time, and performs steps needed to enter suspend.

When no activity has been detected for longer than  $t_{\text{USB,SUSPEND}}$ , the USB peripheral generates the USBEVENT event with SUSPEND bit set in register **EVENTCAUSE**. The software shall ensure that the current drawn from the USB supply line VBUS is within the specified limits before  $T_{2\text{SUSP}}$ , as defined in chapter 7 of the USB specification. In order to reduce idle current of USB peripheral, the software must explicitly place the USB peripheral in low power mode through writing **LowPower** to register **LOWPOWER**.

In order to save power, and provided that no other peripheral needs it, the crystal oscillator (HFXO) in **CLOCK** may be disabled by software during the USB suspend, while the USB pull-up is disconnected, or when VBUS is not present. Software must explicitly enable it at any other time. The USB peripheral will not be able to respond to USB traffic unless HFXO is enabled and stable.

#### 6.33.7.2 Host-initiated resume

Once the host resumes the bus activity, it has to be responsive to incoming requests on the USB bus within the time  $T_{\text{RSMRCY}}$  (as defined in chapter 7 of the USB specification) and revert to normal power consumption mode.

If the host resumes bus activity with or without a RESUME condition (in other words: bus activity is defined as any non-J state), the USB peripheral will generate a USBEVENT event, with RESUME bit set in register **EVENTCAUSE**. If the host resumes bus activity simply by restarting sending frames, the USB peripheral will generate SOF events.

#### 6.33.7.3 Device-initiated remote wake-up

Assuming the remote wake-up is supported by the device and enabled by the host, the device can request the host to resume from suspend if wake-up condition is met.

To do so, the HFXO needs to be enabled first. After waking up the HFXO, the software must bring USB peripheral out of the low power mode and into the normal power consumption mode through writing **ForceNormal** in register **LOWPOWER**. It can then instruct the USB peripheral to drive a RESUME condition (K state) on the USB bus by triggering the DPDMDRIVE task, and hence attempt to wake up the host. By choosing **Resume** in **DPDMVALUE**, the duration of the RESUME state is under hardware control ( $t_{\text{USB,DRIVEK}}$ ). By choosing **J** or **K**, the duration of that state is under software control (the J or K state is maintained until a DPDMNODRIVE task is triggered) and has to meet  $T_{\text{DRSMUP}}$  as specified in USB specification chapter 7.

Upon writing the **ForceNormal** in register **LOWPOWER**, a USBEVENT event is generated with the USBWUALLOWED bit set in register **EVENTCAUSE**.

The value in register **DPDMVALUE** on page 546 will only be captured and used when the DPDMDRIVE task is triggered. This value defines the state the bus will be forced into after the DPDMDRIVE task.

Note that the device shall ensure that it does not initiate a remote wake-up request before  $T_{\text{WTRSM}}$  (according to USB specification chapter 7) after the bus has entered idle state. Using the recommended

resume value in [DPDMVALUE](#) (rather than K) takes care of this, and postpones the RESUME state accordingly.

### 6.33.8 EasyDMA

The USB peripheral implements EasyDMA for accessing memory without CPU involvement.

Each endpoint has an associated set of registers, tasks and events. EasyDMA and traffic on USB are tightly related. A number of events provide insight of what is happening on the USB bus, and a number of tasks allow to somewhat automate response to the traffic.

**Note:** Endpoint 0 (IN and OUT) are implemented as control endpoint. For more information, see [Control transfers](#) on page 519.

## Registers

Enabling endpoints is controlled through the [EPINEN](#) and [EPOUTEN](#) registers.

The following registers define the memory address of the buffer for a specific IN or OUT endpoint:

- [EPIN\[n\].PTR](#), (n=0..7)
- [EPOUT\[n\].PTR](#), (n=0..7)
- [ISOIN.PTR](#)
- [ISOOUT.PTR](#)

The following registers define the amount of bytes to be sent on USB for next transaction:

- [EPIN\[n\].MAXCNT](#), (n=0..7)
- [ISOIN.MAXCNT](#)

The following registers define the length of the buffer (in bytes) for next transfer of incoming data:

- [EPOUT\[n\].MAXCNT](#), (n=1..7)
- [ISOOUT.MAXCNT](#)

Since the host decides how many bytes are sent over USB, the MAXCNT value can be copied from register [SIZE.EPOUT\[n\]](#) (n=1..7) or register [SIZE.ISOOUT](#).

Register [EPOUT\[0\].MAXCNT](#) defines the length of the OUT buffer (in bytes) for the control endpoint 0. If the USB host does not misbehave, register [SIZE.EPOUT\[0\]](#) will indicate the same value as `MaxPacketSize` from the device descriptor or `wLength` from the SETUP command, whichever the smallest.

The [.AMOUNT](#) registers indicate how many bytes actually have been transferred over EasyDMA during the last transfer.

Stalling bulk/interrupt endpoints is controlled through the [EPSTALL](#) register.

**Note:** Due to USB specification requirements, the effect of the stalling control endpoint 0 may be overridden by hardware, in particular when a new SETUP token is received.

EasyDMA will not copy the SETUP data to memory (it will only transfer data from the data stage). Setup data is available as separate registers in the USB peripheral:

- [BMREQUESTTYPE](#)
- [BREQUEST](#)
- [WVALUEL](#)
- [WVALUEH](#)
- [WINDEXL](#)
- [WINDEXH](#)

- [WLENGTHL](#)
- [WLENGTHH](#)

[EVENTCAUSE](#) register provides details on what caused a given USBEVENT event, for instance if a CRC error is detected during a transaction, or if bus activity stops or resumes.

## Tasks

Tasks [STARTEPIN\[n\]](#), [STARTEPOUT\[n\]](#) ( $n=0..7$ ), [STARTISOIN](#) and [STARTISOOUT](#) capture the values for [.PTR](#) and [.MAXCNT](#) registers. For IN endpoints, a transaction over USB gets automatically triggered when the EasyDMA transfer is complete. For OUT endpoints, it is up to software to allow the next transaction over USB. See the examples in [Control transfers](#) on page 519, [Bulk and interrupt transactions](#) on page 522 and [Isochronous transactions](#) on page 525.

For the control endpoint 0, OUT transactions are allowed through the [EPORCVOUT](#) task. The [EPOSTATUS](#) task allows a status stage to be initiated, and the [EPOSTALL](#) task allows stalling further traffic (data or status stage) on the control endpoint.

## Events

The [STARTED](#) event confirms that the values of the [.PTR](#) and [.MAXCNT](#) registers of the endpoints flagged in register [EPSTATUS](#) have been captured. Those can then be modified by software for the next transfer.

Events [ENDEPIN\[n\]](#), [ENDEPOUT\[n\]](#) ( $n=0..7$ ), [ENDISOIN](#) and [ENDISOOUT](#) events indicate that the whole buffer has been consumed. The buffer can be accessed safely by the software.

Only a single EasyDMA transfer can take place in USB0 at any time. Software must ensure that tasks [STARTEPIN\[n\]](#) ( $n=0..7$ ), [STARTISOIN](#), [STARTEPOUT\[n\]](#) ( $n=0..7$ ) or [STARTISOOUT](#) are not triggered before events [ENDEPIN\[n\]](#) ( $n=0..7$ ), [ENDISOIN](#), [ENDEPOUT\[n\]](#) ( $n=0..7$ ) or [ENDISOOUT](#) are received from an on-going transfer.

The [EPDATA](#) event indicates that a successful (acknowledged) data transaction has occurred on the data endpoint(s) flagged in register [EPDATASTATUS](#). A successful (acknowledged) data transaction on endpoint 0 is signalled by the [EPODATADONE](#) event.

At any time a [USBEVENT](#) event may be sent, with details provided in [EVENTCAUSE](#) register.

[EPOSETUP](#) event indicates that a SETUP token has been received on the control endpoint 0, and that the setup data is available in [registers](#).

### 6.33.9 Control transfers

The USB specification mandates every USB device to implement endpoint 0 IN and OUT as control endpoints.

A control transfer consists of two or three stages:

- Setup stage
- Data stage (optional)
- Status stage

Each control transfer can be one of following types:

- Control read
- Control read no data
- Control write
- Control write no data

An [EPOSETUP](#) event indicates that the data in the setup stage (following the SETUP token) is available in [registers](#).

The data in the data stage (following the IN or OUT token) is transferred from or to the desired location using EasyDMA.

The control endpoint buffer can be of any size.

After receiving the SETUP token, the USB controller will not accept (NAK) any incoming IN or OUT tokens until the software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

The software can choose to stall a command (in both data and status stages) through the EPOSTALL task, for instance if the command is not supported, or its wValue, wIndex or wLength parameters are wrong. A stalled control read transfer is illustrated below, but the same mechanism (same tasks) applies to stalling a control write transfer (not illustrated):




Figure 182: Control read gets stalled

See chapter 9 of the USB specification and relevant class specifications for rules on when to stall a command.

**Note:** The USB peripheral handles the SetAddress transfer by itself. As a consequence, the software shall not process this command other than updating its state machine (see [Device state diagram](#)), nor initiate a status stage. If necessary, the address assigned by the host can be read out from the USBADDR register after the command has been processed.

### 6.33.9.1 Control read transfer

This section describes how the software behaves to respond to a control read transfer.

As mentioned earlier, the USB controller will not accept (NAK) any incoming IN tokens until software has finished decoding the command, determining the type of transfer, and preparing for the next stage (data or status) appropriately.

For a control read, transferring the data from memory into USB will trigger a valid, acknowledged (ACK) IN transaction on USB.

The software has to prepare EasyDMA by pointing to the buffer containing the data to be transferred. If no other EasyDMA transfers are on-going with USB, the software can send the STARTEPIN0 task, which will initiate the data transfer and transaction on USB.

A STARTED event (with EPIN0 bit set in the [EPSTATUS](#) register) will be generated as soon as the EPIN[0].PTR and .MAXCNT registers have been captured. Software may then prepare them for the next data transaction.

An ENDEPIN[0] event will be generated when the data has been transferred from memory to the USBD peripheral.

Finally, an EP0DATADONE event will be generated when the data has been transmitted over USB and acknowledged by the host.

The software can then either prepare and transmit the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task.




Figure 183: Control read transfer

Note the possibility to enable a shortcut from the EP0DATADONE event to the EPOSTATUS task, typically if the data stage is expected to take a single transfer. If there is no data stage, the software can initiate the status stage through the EPOSTATUS task right away, as illustrated below:




Figure 184: Control read no data transfer

### 6.33.9.2 Control write transfer

This section describes how the software responds to a control write transfer.

The software has to prepare EasyDMA by pointing to the buffer in memory that shall contain the incoming data. If no other EasyDMA transfers are on-going with USB, the software can then send the EP0RCVOUT task, which will make USB acknowledge (ACK) the first OUT+DATA transaction from the host.

An EP0DATADONE event will be generated when a new OUT+DATA has been transmitted over USB, and is about to get acknowledged by the device.

A STARTED event (with EPOUT0 bit set in the [EPSTATUS](#) register) will be generated as soon as the EPOUT[0].PTR and .MAXCNT registers have been captured, after receiving the first transaction. Software may then prepare them for the next data transaction.

An ENDEPOUT[0] event will be generated when the data has been transferred from the USB peripheral to memory. The software can then either prepare to receive the next data transaction by repeating the above sequence, or initiate the status stage through the EPOSTATUS task. Until then, further incoming OUT +DATA transactions get a NAK response by the device.




Figure 185: Control write transfer




Figure 186: Control write no data transfer

### 6.33.10 Bulk and interrupt transactions

The USB peripheral implements seven pairs of bulk/interrupt endpoints.

The bulk/interrupt endpoints have a fixed USB endpoint number, summarized in the table below.

Bulk endpoint #	USB IN endpoint	USB OUT endpoint
[1]	0x81	0x01
[2]	0x82	0x02
[3]	0x83	0x03
[4]	0x84	0x04
[5]	0x85	0x05
[6]	0x86	0x06
[7]	0x87	0x07

Table 132: Bulk/interrupt endpoint numbering

A bulk/interrupt transaction consists of a single data stage. Two consecutive, successful transactions are distinguished through alternating leading process ID (PID): DATA0 follows DATA1, DATA1 follows DATA0,

etc. A repeated transaction is detected by re-using the same PID as previous transaction, i.e DATA0 follows DATA0, or DATA1 follows DATA1.

The USB controller automatically toggles DATA0/DATA1 PIDs for every bulk/interrupt transaction, and in general software does not need to care about it.

If an incoming data is corrupted (CRC does not match), the USB controller automatically prevents DATA0/DATA1 from toggling, to request the host to resend the data.

In some specific cases, the software may want to force a data toggle (usually reset) on a specific IN endpoint, or force the expected toggle on an OUT endpoint, for instance as a consequence of the host issuing **ClearFeature**, **SetInterface** or selecting an alternate setting. Controlling the data toggle of data IN or OUT endpoint  $n$  ( $n=1..7$ ) is done through register **DTOGGLE**.

The bulk/interrupt transaction in USB full-speed can be of any size up to 64 bytes, and it has to be a multiple of 4 bytes and 32-bit aligned in memory.

When the transaction is done over USB, an EPDATA event is generated. The hardware will then automatically respond with NAK to all incoming IN tokens until the software is ready to send more data and has finished configuring the EasyDMA, started it, and the whole buffer content has been moved to USB controller (signalled by the ENDEPIN[n] event).

Each IN or OUT data endpoint has to be explicitly enabled by software through register **EPINEN** or **EPOUTEN**, according to the configuration declared by the device and selected by the host through the **SetConfig** command.

A disabled data endpoint will not respond to any traffic from the host. An enabled data endpoint will normally respond NAK or ACK (depending on the readiness of the buffers), or STALL (if configured in register **EPSTALL**), in which case the endpoint is asked to halt). The halted (or not) state of a given endpoint can be read back from register HALTED.EPIN[n] or HALTED.EPOUT[n]. The format of the returned 16-bit value can be copied as is as response to a **GetStatusEndpoint** request from the host.

Note that enabling or disabling an endpoint will not change its halted state. However, a USB reset will disable and clear the halted state of all data endpoints.

The control endpoint 0 IN and OUT can also be enabled and/or halted using the same mechanisms, but due to USB specification, receiving a SETUP will override its state.

### 6.33.10.1 Bulk and interrupt IN transaction

The host issues IN tokens to receive bulk/interrupt data. In order to send data, the software has to enable the endpoint and prepare an EasyDMA transfer on the desired endpoint.

Bulk/interrupt IN endpoints are enabled or disabled through their respective INN bit ( $n=1..7$ ) in **EPINEN** register.

It is also possible to stall or un-stall an endpoint through the **EPSTALL** register.




Figure 187: Bulk/interrupt IN transaction

It is possible (and in some situations it is required) to respond to an IN token with a zero-length data packet.

**Note:** On many USB hosts, not responding (DATA+ACK or NAK) to three IN tokens on an interrupt endpoint would have the host disable that endpoint as a consequence. Re-enumerating the device (unplug-replug) may be required to restore functionality. Make sure that the relevant data endpoints are enabled for normal operation as soon as the device gets configured through a **SetConfig** request.

### 6.33.10.2 Bulk and interrupt OUT transaction

When the host wants to transmit bulk/interrupt data, it issues an OUT token (packet) followed by a DATA packet on a given endpoint  $n$  ( $n=1..7$ ).

A NAK is returned until the software writes any value to register `SIZE.EPOUT[n]`, indicating that the content of the local buffer can be overwritten. Upon receiving the next OUT+DATA transaction, an ACK is returned to the host while an `EPDATA` event is generated (and the `EPDATASTATUS` register flags are set to indicate on which endpoint this happened). Once the EasyDMA is prepared and enabled, by writing the `EPOUT[n]` registers and triggering the `STARTEPOUT[n]` task, the incoming data will be transferred to memory. Until that transfer is finished, the hardware will automatically NAK any other incoming OUT+DATA packets. Only when the EasyDMA transfer is done (signalled by the `ENDEPOUT[n]` event), or as soon as any values are written by the software in register `SIZE.EPOUT[n]`, the endpoint  $n$  will accept incoming OUT+DATA again.

It is allowed for the host to send zero-length data packets.

Bulk/interrupt OUT endpoints are enabled or disabled through their respective `OUTn` bit ( $n=1..7$ ) in the `EPOUTEN` register. It is also possible to stall or un-stall an endpoint through the `EPSTALL` register.

### 6.33.11 Isochronous transactions

The ISO endpoints have a fixed USB endpoint number, summarized in the table below.

ISO endpoint #	USB IN endpoint	USB OUT endpoint
[0]	0x88	0x08

An isochronous transaction consists of a single, non-acknowledged data stage. The host sends out a start of frame at a regular interval (1 ms), and data follows IN or OUT tokens within each frame.

Because the timing of the start of frame is very accurate, the SOF event can be used for instance to synchronize a local timer through the SOF event and PPI. The SOF event gets synchronized to the 16 MHz clock prior to being made available to the PPI.

Each IN or OUT ISO data endpoint has to be explicitly enabled by software through register [EPINEN](#) or [EPOUTEN](#), according to the configuration declared by the device and selected by the host through the **SetConfig** command. A disabled ISO IN data endpoint will not respond to any traffic from the host. A disabled ISO OUT data endpoint will ignore any incoming traffic from the host.

The internal buffer also sets the maximum size of the ISO OUT and ISO IN transfers: 1023 bytes when the full buffer is dedicated to either ISO OUT or ISO IN, and half when the buffer is split between the two.

### 6.33.11.1 Isochronous IN transaction

After the data has been transferred using the EasyDMA, the USB controller on the isochronous IN endpoint responds to the IN token with the transferred data using the `ISOIN.MAXCNT` for the size of the packet.

The ISO IN data endpoint has to be explicitly enabled by software through the ISOIN0 bit in register [EPINEN](#).

When an ISO IN endpoint is enabled and no data transferred with EasyDMA, the response of the USB D depends on the setting of the RESPONSE field in register [ISOINCONFIG](#) - it can either provide no response to an IN token or respond with a zero-length data.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an ISO IN transfer in USB full-speed is 1023 bytes, and the data buffer has to be a multiple of 4 bytes 32-bit aligned in memory. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes, if not shared with an OUT ISO endpoint).




Figure 189: Isochronous IN transfer

### 6.33.11.2 Isochronous OUT transaction

When the host wants to send isochronous (ISO) data, it issues an OUT token on the isochronous endpoint, followed by data.

The ISO OUT data endpoint has to be explicitly enabled by software through the ISOOUT0 bit in register [EPOUTEN](#).

The amount of last received ISO OUT data is provided in the [SIZE.ISOOUT](#) register. Software shall interpret the ZERO and SIZE fields as follows:

ZERO	SIZE	Last received data size
Normal	0	No data received at all
Normal	1..1023	1..1023 bytes of data received
ZeroData	(not of interest)	Zero-length data packet received

Table 134: ISO OUT incoming data size

When EasyDMA is prepared and started, triggering a STARTISOOUT task initiates an EasyDMA transfer to memory. Software shall synchronize ISO OUT transfers with the SOF events. EasyDMA uses the address in [ISOOUT.PTR](#) and size in [ISOOUT.MAXCNT](#) for every new transfer.

If the EasyDMA transfer on the isochronous endpoint is not completed before the next SOF event, the result of the transfer is undefined.

The maximum size of an isochronous OUT transfer in USB full-speed is 1023 bytes, and the data buffer has to be a multiple of 4 bytes and 32-bit aligned in Data RAM. However, the amount of bytes transferred on the USB data endpoint can be of any size (up to 1023 bytes if not shared with an IN ISO endpoint).

If the last received ISO data packet is corrupted (wrong CRC), the USB controller generates an USBEVENT event (at the same time as SOF) and indicates a CRC error on ISOOUTCRC in register [EVENTCAUSE](#). EasyDMA will transfer the data anyway if it has been set up properly.




Figure 190: Isochronous OUT transfer

### 6.33.12 USB register access limitations

Some of the registers in USBBD cannot be accessed in specific conditions.

This may be the case when USBBD is not enabled (using the [ENABLE](#) register) and ready (signalled by the READY bit in [EVENTCAUSE](#) after a USBEVENT event), or when USBBD is in low power mode while the USB bus is suspended.

Triggering any tasks, including the tasks triggered through the PPI, is affected by this behavior. In addition, the following registers are affected:

- HALTED.EPIN[0..7]
- HALTED.EPOUT[0..7]
- USBADDR
- BMREQUESTTYPE
- BREQUEST
- WVALUEL
- WVALUEH
- WINDEXL
- WINDEXH
- WLENGTHL
- WLENGTHH
- SIZE.EPOUT[0..7]
- SIZE.ISOOUT
- USBPULLUP
- DTOGGLE

- EPINEN
- EPOUTEN
- EPSTALL
- ISOSPLIT
- FRAMECNTR

### 6.33.13 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40027000	USB	USB	Universal serial bus device	

Table 135: Instances

Register	Offset	Description
TASKS_STARTEPIN[0]	0x004	Captures the EPIN[0].PTR and EPIN[0].MAXCNT registers values, and enables endpoint IN 0 to respond to traffic from host
TASKS_STARTEPIN[1]	0x008	Captures the EPIN[1].PTR and EPIN[1].MAXCNT registers values, and enables endpoint IN 1 to respond to traffic from host
TASKS_STARTEPIN[2]	0x00C	Captures the EPIN[2].PTR and EPIN[2].MAXCNT registers values, and enables endpoint IN 2 to respond to traffic from host
TASKS_STARTEPIN[3]	0x010	Captures the EPIN[3].PTR and EPIN[3].MAXCNT registers values, and enables endpoint IN 3 to respond to traffic from host
TASKS_STARTEPIN[4]	0x014	Captures the EPIN[4].PTR and EPIN[4].MAXCNT registers values, and enables endpoint IN 4 to respond to traffic from host
TASKS_STARTEPIN[5]	0x018	Captures the EPIN[5].PTR and EPIN[5].MAXCNT registers values, and enables endpoint IN 5 to respond to traffic from host
TASKS_STARTEPIN[6]	0x01C	Captures the EPIN[6].PTR and EPIN[6].MAXCNT registers values, and enables endpoint IN 6 to respond to traffic from host
TASKS_STARTEPIN[7]	0x020	Captures the EPIN[7].PTR and EPIN[7].MAXCNT registers values, and enables endpoint IN 7 to respond to traffic from host
TASKS_STARTISOIN	0x024	Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint
TASKS_STARTEPOUT[0]	0x028	Captures the EPOUT[0].PTR and EPOUT[0].MAXCNT registers values, and enables endpoint 0 to respond to traffic from host
TASKS_STARTEPOUT[1]	0x02C	Captures the EPOUT[1].PTR and EPOUT[1].MAXCNT registers values, and enables endpoint 1 to respond to traffic from host
TASKS_STARTEPOUT[2]	0x030	Captures the EPOUT[2].PTR and EPOUT[2].MAXCNT registers values, and enables endpoint 2 to respond to traffic from host
TASKS_STARTEPOUT[3]	0x034	Captures the EPOUT[3].PTR and EPOUT[3].MAXCNT registers values, and enables endpoint 3 to respond to traffic from host
TASKS_STARTEPOUT[4]	0x038	Captures the EPOUT[4].PTR and EPOUT[4].MAXCNT registers values, and enables endpoint 4 to respond to traffic from host
TASKS_STARTEPOUT[5]	0x03C	Captures the EPOUT[5].PTR and EPOUT[5].MAXCNT registers values, and enables endpoint 5 to respond to traffic from host
TASKS_STARTEPOUT[6]	0x040	Captures the EPOUT[6].PTR and EPOUT[6].MAXCNT registers values, and enables endpoint 6 to respond to traffic from host
TASKS_STARTEPOUT[7]	0x044	Captures the EPOUT[7].PTR and EPOUT[7].MAXCNT registers values, and enables endpoint 7 to respond to traffic from host
TASKS_STARTISOOUT	0x048	Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint
TASKS_EPORCVOUT	0x04C	Allows OUT data stage on control endpoint 0
TASKS_EPOSTATUS	0x050	Allows status stage on control endpoint 0
TASKS_EPOSTALL	0x054	Stalls data and status stage on control endpoint 0

Register	Offset	Description
TASKS_DPDMDRIVE	0x058	Forces D+ and D- lines into the state defined in the DPDMVALUE register
TASKS_DPDMNODRIVE	0x05C	Stops forcing D+ and D- lines into any state (USB engine takes control)
EVENTS_USBRESET	0x100	Signals that a USB reset condition has been detected on USB lines
EVENTS_STARTED	0x104	Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register
EVENTS_ENDEPIN[0]	0x108	The whole EPIN[0] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[1]	0x10C	The whole EPIN[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[2]	0x110	The whole EPIN[2] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[3]	0x114	The whole EPIN[3] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[4]	0x118	The whole EPIN[4] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[5]	0x11C	The whole EPIN[5] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[6]	0x120	The whole EPIN[6] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPIN[7]	0x124	The whole EPIN[7] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_EPODATADONE	0x128	An acknowledged data transfer has taken place on the control endpoint
EVENTS_ENDISOIN	0x12C	The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[0]	0x130	The whole EPOUT[0] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[1]	0x134	The whole EPOUT[1] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[2]	0x138	The whole EPOUT[2] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[3]	0x13C	The whole EPOUT[3] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[4]	0x140	The whole EPOUT[4] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[5]	0x144	The whole EPOUT[5] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[6]	0x148	The whole EPOUT[6] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDEPOUT[7]	0x14C	The whole EPOUT[7] buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_ENDISOOUT	0x150	The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.
EVENTS_SOF	0x154	Signals that a SOF (start of frame) condition has been detected on USB lines
EVENTS_USBEVENT	0x158	An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.
EVENTS_EPOSETUP	0x15C	A valid SETUP token has been received (and acknowledged) on the control endpoint
EVENTS_EPDATA	0x160	A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register
SHORTS	0x200	Shortcuts between local events and tasks
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVENTCAUSE	0x400	Details on what caused the USBEVENT event
HALTED.EPIN[0]	0x420	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[1]	0x424	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[2]	0x428	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[3]	0x42C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[4]	0x430	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[5]	0x434	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[6]	0x438	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPIN[7]	0x43C	IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[0]	0x444	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.

Register	Offset	Description
HALTED.EPOUT[1]	0x448	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[2]	0x44C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[3]	0x450	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[4]	0x454	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[5]	0x458	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[6]	0x45C	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
HALTED.EPOUT[7]	0x460	OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.
EPSTATUS	0x468	Provides information on which endpoint's EasyDMA registers have been captured
EPDATASTATUS	0x46C	Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)
USBADDR	0x470	Device USB address
BMREQUESTTYPE	0x480	SETUP data, byte 0, bmRequestType
BREQUEST	0x484	SETUP data, byte 1, bRequest
WVALUEL	0x488	SETUP data, byte 2, LSB of wValue
WVALUEH	0x48C	SETUP data, byte 3, MSB of wValue
WINDEXL	0x490	SETUP data, byte 4, LSB of wIndex
WINDEXH	0x494	SETUP data, byte 5, MSB of wIndex
WLENGTHL	0x498	SETUP data, byte 6, LSB of wLength
WLENGTHH	0x49C	SETUP data, byte 7, MSB of wLength
SIZE.EPOUT[0]	0x4A0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[1]	0x4A4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[2]	0x4A8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[3]	0x4AC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[4]	0x4B0	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[5]	0x4B4	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[6]	0x4B8	Number of bytes received last in the data stage of this OUT endpoint
SIZE.EPOUT[7]	0x4BC	Number of bytes received last in the data stage of this OUT endpoint
SIZE.ISOOUT	0x4C0	Number of bytes received last on this ISO OUT data endpoint
ENABLE	0x500	Enable USB
USBPULLUP	0x504	Control of the USB pull-up
DPDMVALUE	0x508	State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing).
DTOGGLE	0x50C	Data toggle control and status
EPINEN	0x510	Endpoint IN enable
EPOUTEN	0x514	Endpoint OUT enable
EPSTALL	0x518	STALL endpoints
ISOSPLIT	0x51C	Controls the split of ISO buffers
FRAMECNTR	0x520	Returns the current value of the start of frame counter
LOWPOWER	0x52C	Controls USB peripheral low power mode during USB suspend
ISOINCONFIG	0x530	Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent
EPIN[0].PTR	0x600	Data pointer
EPIN[0].MAXCNT	0x604	Maximum number of bytes to transfer
EPIN[0].AMOUNT	0x608	Number of bytes transferred in the last transaction
EPIN[1].PTR	0x614	Data pointer
EPIN[1].MAXCNT	0x618	Maximum number of bytes to transfer
EPIN[1].AMOUNT	0x61C	Number of bytes transferred in the last transaction

Register	Offset	Description
EPIN[2].PTR	0x628	Data pointer
EPIN[2].MAXCNT	0x62C	Maximum number of bytes to transfer
EPIN[2].AMOUNT	0x630	Number of bytes transferred in the last transaction
EPIN[3].PTR	0x63C	Data pointer
EPIN[3].MAXCNT	0x640	Maximum number of bytes to transfer
EPIN[3].AMOUNT	0x644	Number of bytes transferred in the last transaction
EPIN[4].PTR	0x650	Data pointer
EPIN[4].MAXCNT	0x654	Maximum number of bytes to transfer
EPIN[4].AMOUNT	0x658	Number of bytes transferred in the last transaction
EPIN[5].PTR	0x664	Data pointer
EPIN[5].MAXCNT	0x668	Maximum number of bytes to transfer
EPIN[5].AMOUNT	0x66C	Number of bytes transferred in the last transaction
EPIN[6].PTR	0x678	Data pointer
EPIN[6].MAXCNT	0x67C	Maximum number of bytes to transfer
EPIN[6].AMOUNT	0x680	Number of bytes transferred in the last transaction
EPIN[7].PTR	0x68C	Data pointer
EPIN[7].MAXCNT	0x690	Maximum number of bytes to transfer
EPIN[7].AMOUNT	0x694	Number of bytes transferred in the last transaction
ISOIN.PTR	0x6A0	Data pointer
ISOIN.MAXCNT	0x6A4	Maximum number of bytes to transfer
ISOIN.AMOUNT	0x6A8	Number of bytes transferred in the last transaction
EPOUT[0].PTR	0x700	Data pointer
EPOUT[0].MAXCNT	0x704	Maximum number of bytes to transfer
EPOUT[0].AMOUNT	0x708	Number of bytes transferred in the last transaction
EPOUT[1].PTR	0x714	Data pointer
EPOUT[1].MAXCNT	0x718	Maximum number of bytes to transfer
EPOUT[1].AMOUNT	0x71C	Number of bytes transferred in the last transaction
EPOUT[2].PTR	0x728	Data pointer
EPOUT[2].MAXCNT	0x72C	Maximum number of bytes to transfer
EPOUT[2].AMOUNT	0x730	Number of bytes transferred in the last transaction
EPOUT[3].PTR	0x73C	Data pointer
EPOUT[3].MAXCNT	0x740	Maximum number of bytes to transfer
EPOUT[3].AMOUNT	0x744	Number of bytes transferred in the last transaction
EPOUT[4].PTR	0x750	Data pointer
EPOUT[4].MAXCNT	0x754	Maximum number of bytes to transfer
EPOUT[4].AMOUNT	0x758	Number of bytes transferred in the last transaction
EPOUT[5].PTR	0x764	Data pointer
EPOUT[5].MAXCNT	0x768	Maximum number of bytes to transfer
EPOUT[5].AMOUNT	0x76C	Number of bytes transferred in the last transaction
EPOUT[6].PTR	0x778	Data pointer
EPOUT[6].MAXCNT	0x77C	Maximum number of bytes to transfer
EPOUT[6].AMOUNT	0x780	Number of bytes transferred in the last transaction
EPOUT[7].PTR	0x78C	Data pointer
EPOUT[7].MAXCNT	0x790	Maximum number of bytes to transfer
EPOUT[7].AMOUNT	0x794	Number of bytes transferred in the last transaction
ISOOUT.PTR	0x7A0	Data pointer
ISOOUT.MAXCNT	0x7A4	Maximum number of bytes to transfer
ISOOUT.AMOUNT	0x7A8	Number of bytes transferred in the last transaction

Table 136: Register overview

### 6.33.13.1 TASKS\_STARTEPIN[n] (n=0..7)

Address offset: 0x004 + (n × 0x4)

Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers values, and enables endpoint IN n to respond to traffic from host

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID				A																																	
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce	Field	Value	ID	Value	Description																															
A	W	TASKS_STARTEPIN				Captures the EPIN[n].PTR and EPIN[n].MAXCNT registers values, and enables endpoint IN n to respond to traffic from host																															
			Trigger	1		Trigger task																															

### 6.33.13.2 TASKS\_STARTISOIN

Address offset: 0x024

Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	W	TASKS_STARTISOIN		Captures the ISOIN.PTR and ISOIN.MAXCNT registers values, and enables sending data on ISO endpoint																														
		Trigger	1	Trigger task																														

### 6.33.13.3 TASKS\_STARTEPOUT[n] (n=0..7)

Address offset: 0x028 + (n × 0x4)

Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables endpoint n to respond to traffic from host

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID				A																																				
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce	Field	Value	ID	Value	Description																																		
A	W	TASKS_STARTEPOUT				Captures the EPOUT[n].PTR and EPOUT[n].MAXCNT registers values, and enables endpoint n to respond to traffic from host																																		
			Trigger	1		Trigger task																																		

### 6.33.13.4 TASKS\_STARTISOOUT

Address offset: 0x048

Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value		Description																													
A	W	TASKS_STARTISOOUT				Captures the ISOOUT.PTR and ISOOUT.MAXCNT registers values, and enables receiving of data on ISO endpoint																												
		Trigger	1		Trigger task																													

### 6.33.13.5 TASKS\_EPORCVOUT

Address offset: 0x04C

Allows OUT data stage on control endpoint 0

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID																																		A
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value															Description																
A	W	TASKS_EPORCVOUT																Allows OUT data stage on control endpoint 0																
		Trigger	1															Trigger task																

### 6.33.13.6 TASKS\_EPOSTATUS

Address offset: 0x050

Allows status stage on control endpoint 0

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	W	TASKS_EPOSTATUS				Allows status stage on control endpoint 0																													
		Trigger		1		Trigger task																													

### 6.33.13.7 TASKS\_EPOSTALL

Address offset: 0x054

Stalls data and status stage on control endpoint 0

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	W	TASKS_EPOSTALL		Stalls data and status stage on control endpoint 0																															
		Trigger	1	Trigger task																															

### 6.33.13.8 TASKS\_DPDMDRIVE

Address offset: 0x058

Forces D+ and D- lines into the state defined in the DPDMVALUE register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ID																																			A		
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value			Description																															
A	W	TASKS_DPDMDRIVE				Forces D+ and D- lines into the state defined in the DPDMVALUE register																															
		Trigger	1			Trigger task																															

### 6.33.13.9 TASKS\_DPDMNODRIVE

Address offset: 0x05C

Stops forcing D+ and D- lines into any state (USB engine takes control)

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			A																															
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value				Description																											
A	W	TASKS_DPDMNODRIVE					Stops forcing D+ and D- lines into any state (USB engine takes control)																											
		Trigger	1				Trigger task																											

### 6.33.13.10 EVENTS USBRESET

Address offset: 0x100

Signals that a USB reset condition has been detected on USB lines

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	EVENTS_USBRESET				Signals that a USB reset condition has been detected on USB lines																													
			NotGenerated	0	Event not generated																														
			Generated	1	Event generated																														

### 6.33.13.11 EVENTS STARTED

Address offset: 0x104

Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																						A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value	Description																																		
A	RW	EVENTS_STARTED		Confirms that the EPIN[n].PTR and EPIN[n].MAXCNT, or EPOUT[n].PTR and EPOUT[n].MAXCNT registers have been captured on all endpoints reported in the EPSTATUS register																																		
		NotGenerated	0	Event not generated																																		
		Generated	1	Event generated																																		

### 6.33.13.12 EVENTS\_ENDEPIN[n] (n=0..7)

Address offset:  $0x108 + (n \times 0x4)$

The whole EPIN[n] buffer has been consumed. The buffer can be accessed safely by software.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_ENDEPIN		The whole EPIN[n] buffer has been consumed. The buffer can be accessed safely by software.																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.33.13.13 EVENTS\_EPODATADONE

Address offset: 0x128

An acknowledged data transfer has taken place on the control endpoint

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_EPODATADONE		An acknowledged data transfer has taken place on the control endpoint																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.33.13.14 EVENTS\_ENDISOIN

Address offset: 0x12C

The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW	EVENTS_ENDISOIN		The whole ISOIN buffer has been consumed. The buffer can be accessed safely by software.																														
		NotGenerated	0	Event not generated																														
		Generated	1	Event generated																														

### 6.33.13.15 EVENTS\_ENDEPOUT[n] (n=0..7)

Address offset:  $0x130 + (n \times 0x4)$

The whole EPOUT[n] buffer has been consumed. The buffer can be accessed safely by software.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																		A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	EVENTS_ENDEPOUT			The whole EPOUT[n] buffer has been consumed. The buffer can be accessed safely by software.																													
		NotGenerated	0		Event not generated																													
		Generated	1		Event generated																													

### 6.33.13.16 EVENTS\_ENDISOOUT

Address offset: 0x150

The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID																																						A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce Field	Value ID	Value		Description																																		
A	RW	EVENTS_ENDISOOUT			The whole ISOOUT buffer has been consumed. The buffer can be accessed safely by software.																																		
		NotGenerated	0		Event not generated																																		
		Generated	1		Event generated																																		

### 6.33.13.17 EVENTS\_SOF

Address offset: 0x154

Signals that a SOF (start of frame) condition has been detected on USB lines

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_SOF		Signals that a SOF (start of frame) condition has been detected on USB lines																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.33.13.18 EVENTS\_USBEVENT

Address offset: 0x158

An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_USBEVENT		An event or an error not covered by specific events has occurred. Check EVENTCAUSE register to find the cause.																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.33.13.19 EVENTS\_EPOSETUP

Address offset: 0x15C

A valid SETUP token has been received (and acknowledged) on the control endpoint

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																			A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value		Description																														
A	RW	EVENTS_EPOSETUP			A valid SETUP token has been received (and acknowledged) on the control endpoint																														
		NotGenerated	0		Event not generated																														
		Generated	1		Event generated																														

### 6.33.13.20 EVENTS\_EPDATA

Address offset: 0x160

A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																																			A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_EPDATA		A data transfer has occurred on a data endpoint, indicated by the EPDATASTATUS register																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.33.13.21 SHORTS

Address offset: 0x200

Shortcuts between local events and tasks

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	EPODATADONE_STARTEPIN0				Shortcut between event <a href="#">EPODATADONE</a> and task <a href="#">STARTEPIN[0]</a>																												
			Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
B	RW	EPODATADONE_STARTEP				Shortcut between event <a href="#">EPODATADONE</a> and task <a href="#">STARTEP[0]</a>																												
			Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
C	RW	EPODATADONE_EPOSTATUS				Shortcut between event <a href="#">EPODATADONE</a> and task <a href="#">EPOSTATUS</a>																												
			Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
D	RW	ENDEPOUT0_EPOSTATUS				Shortcut between event <a href="#">ENDEPOUT[0]</a> and task <a href="#">EPOSTATUS</a>																												
			Disabled	0	Disable shortcut																													
			Enabled	1	Enable shortcut																													
E	RW	ENDEPOUT0_EPORCVOUT				Shortcut between event <a href="#">ENDEPOUT[0]</a> and task <a href="#">EPORCVOUT</a>																												

### 6.33.13.22 INTEN

### Enable or disable interrupt

### 6.33.13.23 INTENSET

Address offset: 0x304

### 6.33.13.24 INTENCLR

4452\_021 v1.3

### 6.33.13.25 EVENTCAUSE

Address offset: 0x400

## Details on what caused the USBEVENT event

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			E D C B A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value ID	Value	Description																													
A	RW	ISOOUTCRC			CRC error was detected on isochronous OUT endpoint 8. Write '1' to clear.																													
			NotDetected	0	No error detected																													
			Detected	1	Error detected																													
B	RW	SUSPEND			Signals that USB lines have been idle long enough for the device to enter suspend. Write '1' to clear.																													
			NotDetected	0	Suspend not detected																													
			Detected	1	Suspend detected																													
C	RW	RESUME			Signals that a RESUME condition (K state or activity restart) has been detected on USB lines. Write '1' to clear.																													
			NotDetected	0	Resume not detected																													
			Detected	1	Resume detected																													
D	RW	USBWUALLOWED			USB MAC has been woken up and operational. Write '1' to clear.																													
			NotAllowed	0	Wake up not allowed																													
			Allowed	1	Wake up allowed																													
E	RW	READY			USB device is ready for normal operation. Write '1' to clear.																													
			NotDetected	0	USBEVENT was not issued due to USB peripheral ready																													
			Ready	1	USB peripheral is ready																													

## 6.33.13.26 HALTED.EPIN[n] (n=0..7)

Address offset: 0x420 + (n × 0x4)

IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																																							
ID																															A				A				A				A				A				A				A			
Reset 0x00000000			0 0																																																							
ID	Acce Field	Value ID	Value	Description																																																						
A	R	GETSTATUS		IN endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.																																																						
		NotHalted	0	Endpoint is not halted																																																						
		Halted	1	Endpoint is halted																																																						

## 6.33.13.27 HALTED.EPOUT[n] (n=0..7)

Address offset: 0x444 + (n × 0x4)

OUT endpoint halted status. Can be used as is as response to a GetStatus() request to endpoint.

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
ID																											A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A

### 6.33.13.28 EPSTATUS

Address offset: 0x468

Provides information on which endpoint's EasyDMA registers have been captured

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID			R Q P O N M L K J																I H G F E D C B A															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A-I	RW	EPIN[i] (i=0..8)		Captured state of endpoint's EasyDMA registers. Write '1' to clear.																														
		NoData	0	EasyDMA registers have not been captured for this endpoint																														
		DataDone	1	EasyDMA registers have been captured for this endpoint																														
J-R	RW	EPOUT[i] (i=0..8)		Captured state of endpoint's EasyDMA registers. Write '1' to clear.																														
		NoData	0	EasyDMA registers have not been captured for this endpoint																														
		DataDone	1	EasyDMA registers have been captured for this endpoint																														

### 6.33.13.29 EPDATASTATUS

Address offset: 0x46C

Provides information on which endpoint(s) an acknowledged data transfer has occurred (EPDATA event)

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID													N	M	L	K	J	I	H											G	F	E	D	C	B	A		
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value		Description																																	
A-G	RW	EPIN[i] (i=1..7)		Acknowledged data transfer on this IN endpoint. Write '1' to clear.																																		
		NotDone	0	No acknowledged data transfer on this endpoint																																		
		DataDone	1	Acknowledged data transfer on this endpoint has occurred																																		
H-N	RW	EPOUT[i] (i=1..7)		Acknowledged data transfer on this OUT endpoint. Write '1' to clear.																																		
		NotStarted	0	No acknowledged data transfer on this endpoint																																		
		Started	1	Acknowledged data transfer on this endpoint has occurred																																		

### 6.33.13.30 USBADDR

Address offset: 0x470

Device USB address

### 6.33.13.31 BMREQUESTTYPE

SETUP data, byte 0, bmRequestType

### 6.33.13.32 BREQUEST

SETUP data, byte 1, bRequest

4452\_021 v1.3

SETUP data, byte 2, LSB of wValue

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0															
ID	Acce	Field	Value	ID	Value	Description																																															
A	R	WVALUEL			SETUP data, byte 2, LSB of wValue																																																

### 6.33.13.34 WVALUEH

SETUP data, byte 3, MSB of wValue

Bit number								31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ID																												A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
ID	Acce Field		Value ID					Value				Description																																			
A	R	WVALUEH											SETUP data, byte 3, MSB of wValue																																		

### 6.33.13.35 WINDEXL

SETUP data, byte 4, LSB of wIndex

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
ID																													A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A

### 6.33.13.36 WINDEXH

SETUP data, byte 5, MSB of wIndex

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																							
ID																															A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																					
ID	Acce	Field	Value				ID	Value				Description																																													
A	R	WINDEXH										SETUP data, byte 5, MSB of windex																																													

### 6.33.13.37 WLENGTHL

SETUP data, byte 6, LSB of wLength

### 6.33.13.38 WLENGTHH

SETUP data, byte 7, MSB of wLength

### 6.33.13.39 SIZE.EPOUT[n] (n=0..7)

Write to any value to accept further OUT traffic on this endpoint, and overwrite the intermediate buffer

#### 6.33.13.40 SIZE.ISOOUT

Number of bytes received last on this ISO OUT data endpoint

### 6.33.13.41 ENABLE

## Enable USB

After writing Disabled to this register, reading the register will return Enabled until USBD is completely disabled.

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW ENABLE			Enable USB																														
		Disabled	0	USB peripheral is disabled																														
		Enabled	1	USB peripheral is enabled																														

### 6.33.13.42 USBPULLUP

Address offset: 0x504

Control of the USB pull-up

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW CONNECT			Control of the USB pull-up on the D+ line																														
		Disabled	0	Pull-up is disconnected																														
		Enabled	1	Pull-up is connected to D+																														

### 6.33.13.43 DPDMVALUE

Address offset: 0x508

State D+ and D- lines will be forced into by the DPDMDRIVE task. The DPDMNODRIVE task reverts the control of the lines to MAC IP (no forcing).

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A A																															
Reset 0x00000000			0 0																															
ID	Acce	Field	Value	ID	Value	Description																												
A	RW	STATE				State D+ and D- lines will be forced into by the DPDMDRIVE task																												
		Resume	1			D+ forced low, D- forced high (K state) for a timing preset in hardware (50 μs or 5 ms, depending on bus state)																												
		J	2			D+ forced high, D- forced low (J state)																												
		K	4			D+ forced low, D- forced high (K state)																												

### 6.33.13.44 DTOGGLE

Address offset: 0x50C

Data toggle control and status

Write this register first with VALUE=Nop to select the endpoint; then read it to get the status from VALUE, or write it again with VALUE=Data0 or Data1

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
ID																														C										C										B																				A										A										A																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
Reset 0x00000100										0										0										0										0										0										0										0										0										0										0										0										0										0										0										1										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0										0									

### 6.33.13.45 EPINEN

Address offset: 0x510

Endpoint IN enable

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												I	H	G	F	E	D	C	B	A
Reset 0x00000001				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
ID	Acce	Field	Value	ID	Value	Description																														
A-H	RW	IN[i] (i=0..7)				Enable IN endpoint i																														
		Disable	0			Disable endpoint IN i (no response to IN tokens)																														
		Enable	1			Enable endpoint IN i (response to IN tokens)																														
I	RW	ISOIN				Enable ISO IN endpoint																														
		Disable	0			Disable ISO IN endpoint 8																														
		Enable	1			Enable ISO IN endpoint 8																														

### 6.33.13.46 EPOUTEN

Address offset: 0x514

Endpoint OUT enable

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												I	H	G	F	E	D	C	B	A
Reset 0x00000001				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
ID	Acce	Field	Value	ID	Value	Description																														
A-H	RW	OUT[i] (i=0..7)				Enable OUT endpoint i																														
		Disable	0	Disable endpoint OUT i (no response to OUT tokens)																																
		Enable	1	Enable endpoint OUT i (response to OUT tokens)																																
I	RW	ISOOUT				Enable ISO OUT endpoint 8																														
		Disable	0	Disable ISO OUT endpoint 8																																
		Enable	1	Enable ISO OUT endpoint 8																																

### 6.33.13.47 EPSTALL

Address offset: 0x518

## STALL endpoints

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ID																												C	B					A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce	Field	Value	ID	Value	Description																														
A	W	EP				Select endpoint number																														
B	W	IO				Selects IN or OUT endpoint																														
			Out	0	Selects OUT endpoint																															
			In	1	Selects IN endpoint																															
C	W	STALL				Stall selected endpoint																														
			UnStall	0	Don't stall selected endpoint																															
			Stall	1	Stall selected endpoint																															

### 6.33.13.48 ISOSPLIT

Address offset: 0x51C

Controls the split of ISO buffers

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
ID																				A										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field			Value ID			Value			Description																																							
A	RW SPLIT									Controls the split of ISO buffers																																							
				OneDir			0x0000			Full buffer dedicated to either iso IN or OUT																																							
				HalfIN			0x0080			Lower half for IN, upper half for OUT																																							

### 6.33.13.49 FRAMECNTR

Address offset: 0x520

Returns the current value of the start of frame counter

[illegible]

### 6.33.13.50 LOWPOWER

Address offset: 0x52C

## Controls USB peripheral low power mode during USB suspend

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																						A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
ID	Acce Field	Value ID	Value	Description																																		
A	RW	LOWPOWER		Controls USB peripheral low-power mode during USB suspend																																		
		ForceNormal	0	Software must write this value to exit low power mode and before performing a remote wake-up																																		
		LowPower	1	Software must write this value to enter low power mode after DMA and software have finished interacting with the USB peripheral																																		

### 6.33.13.51 ISOINCONFIG

Address offset: 0x530

Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value		Description																													
A	RW RESPONSE					Controls the response of the ISO IN endpoint to an IN token when no data is ready to be sent																													
			NoResp	0		Endpoint does not respond in that case																													
			ZeroData	1		Endpoint responds with a zero-length data packet in that case																													

### 6.33.13.52 EPIN[n].PTR (n=0..7)

Address offset: 0x600 + (n × 0x14)

Data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce	Field	Value	ID	Value	Description																													
A	RW	PTR				Data pointer																													
						See the memory chapter for details about which memories are available for EasyDMA.																													

### 6.33.13.53 EPIN[n].MAXCNT (n=0..7)

Address offset: 0x604 + (n × 0x14)

Maximum number of bytes to transfer

Bit number		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID																																A	A	A	A	A	A
Reset 0x00000000		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ID	Acce Field	Value ID		Value	Description																																
A	RW	MAXCNT		[64..0]	Maximum number of bytes to transfer																																

### 6.33.13.54 EPIN[n].AMOUNT (n=0..7)

Address offset:  $0x608 + (n \times 0x14)$

Number of bytes transferred in the last transaction

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value																Description															
A	R	AMOUNT																	Number of bytes transferred in the last transaction															

### 6.33.13.55 ISOIN.PTR

Address offset: 0x6A0

Data pointer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	RW	PTR						Data pointer																											

See the memory chapter for details about which memories are available for EasyDMA.

### 6.33.13.56 ISOIN.MAXCNT

Address offset: 0x6A4

Maximum number of bytes to transfer

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A A A A A A A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value				Description																											
A	RW	MAXCNT	[1023..1]				Maximum number of bytes to transfer																											

### 6.33.13.57 ISOIN.AMOUNT

Address offset: 0x6A8

Number of bytes transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A A A A A																															
Reset 0x00000000				0 0																															
ID	Acce Field		Value ID	Value				Description																											
A	R	AMOUNT						Number of bytes transferred in the last transaction																											

### 6.33.13.58 EPOUT[n].PTR (n=0..7)

Address offset:  $0x700 + (n \times 0x14)$

Data pointer

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
ID			A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A				
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
ID	Acce Field	Value ID	Value			Description																																
A	RW	PTR				Data pointer																																
						See the memory chapter for details about which memories are available for EasyDMA.																																

### 6.33.13.59 EPOUT[n].MAXCNT (n=0..7)

Address offset: 0x704 + (n × 0x14)

Maximum number of bytes to transfer

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																												A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value		Description																													
A	RW	MAXCNT		[64..0]		Maximum number of bytes to transfer																													

### 6.33.13.60 EPOUT[n].AMOUNT (n=0..7)

Address offset: 0x708 + (n × 0x14)

Number of bytes transferred in the last transaction

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A A A A A A A A																															
Reset 0x00000000				0 0																															
ID	Acce	Field	Value	ID	Value	Description																													
A	R	AMOUNT				Number of bytes transferred in the last transaction																													

### 6.33.13.61 ISOOUT.PTR

Address offset: 0x7A0

Data pointer

Bit number										31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000										0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field			Value ID			Value			Description																																	
A	RW PTR						Data pointer																																				

See the memory chapter for details about which memories are available for EasyDMA.

### 6.33.13.62 ISOOUT.MAXCNT

Address offset: 0x7A4

Maximum number of bytes to transfer

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
ID																										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
ID	Acce	Field	Value			ID	Value			Description																																										
A	RW	MAXCNT								Maximum number of bytes to transfer																																										

### 6.33.13.63 ISOOUT.AMOUNT

Address offset: 0x7A8

Number of bytes transferred in the last transaction

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																
ID																										A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0														
ID	Acce Field		Value ID	Value				Description																																											
A	R	AMOUNT						Number of bytes transferred in the last transaction																																											

## 6.33.14 Electrical specification

### 6.33.14.1 USB Electrical Specification

Symbol	Description	Min.	Typ.	Max.	Units
R <sub>USB,PU,ACTIVE</sub>	Value of pull-up on D+, bus active (upstream device transmitting)	1425	2300	3090	Ω
R <sub>USB,PU,IDLE</sub>	Value of pull-up on D+, bus idle	900	1200	1575	Ω
t <sub>USB,DETRST</sub>	Minimum duration of an SE0 state to be detected as a USB reset condition				μs
f <sub>USB,CLK</sub>	Frequency of local clock, USB active		48		MHz
f <sub>USB,TOL</sub>	Accuracy of local clock, USB active <sup>41</sup>			±1000	ppm
T <sub>USB,JITTER</sub>	Jitter on USB local clock, USB active			±1	ns

## 6.34 WDT — Watchdog timer

A countdown watchdog timer using the low-frequency clock source (LFCLK) offers configurable and robust protection against application lock-up.

The watchdog timer is started by triggering the START task.

The watchdog can be paused during long CPU sleep periods for low power applications and when the debugger has halted the CPU. The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. When the watchdog timer is started through the START task, the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by the following equation:

$$\text{timeout [s]} = ( \text{CRV} + 1 ) / 32768$$

<sup>41</sup> The local clock can be stopped during USB suspend

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see chapter [CLOCK — Clock control](#) on page 80.

### 6.34.1 Reload criteria

The watchdog has eight separate reload request registers, which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers.

One or more RR registers can be individually enabled through the RREN register.

### 6.34.2 Temporarily pausing the watchdog

By default, the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

### 6.34.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset.

See [Reset](#) on page 67 for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprise registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog can be reset from several reset sources, see [Reset behavior](#) on page 68.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

### 6.34.4 Registers

Base address	Peripheral	Instance	Description	Configuration
0x40010000	WDT	WDT	Watchdog timer	

Table 137: Instances

Register	Offset	Description
TASKS_START	0x000	Start the watchdog
EVENTS_TIMEOUT	0x100	Watchdog timeout
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4

Register	Offset	Description
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7

Table 138: Register overview

### 6.34.4.1 TASKS\_START

Address offset: 0x000

Start the watchdog

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ID																																		A		
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
ID	Acce Field	Value ID	Value			Description																														
A	W	TASKS_START				Start the watchdog																														
		Trigger	1			Trigger task																														

### 6.34.4.2 EVENTS\_TIMEOUT

Address offset: 0x100

Watchdog timeout

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A																															
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value	Description																															
A	RW	EVENTS_TIMEOUT		Watchdog timeout																															
		NotGenerated	0	Event not generated																															
		Generated	1	Event generated																															

### 6.34.4.3 INTENSET

Address offset: 0x304

Enable interrupt

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID																																	A	
Reset 0x00000000			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field	Value ID	Value		Description																													
A	RW	TIMEOUT			Write '1' to enable interrupt for event <span>TIMEOUT</span>																													
		Set	1		Enable																													
		Disabled	0		Read: Disabled																													
		Enabled	1		Read: Enabled																													

### 6.34.4.4 INTENCLR

Address offset: 0x308

Disable interrupt

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A																															
Reset 0x00000000			0 0																															
ID	Acce Field	Value ID	Value	Description																														
A	RW TIMEOUT			Write '1' to disable interrupt for event TIMEOUT																														
		Clear	1	Disable																														
		Disabled	0	Read: Disabled																														
		Enabled	1	Read: Enabled																														

### 6.34.4.5 RUNSTATUS

Address offset: 0x400

Run status

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				A																															
Reset 0x00000000				0 0																															
ID	Acce Field	Value ID	Value	Description																															
A	R RUNSTATUS			Indicates whether or not the watchdog is running																															
		NotRunning	0	Watchdog not running																															
		Running	1	Watchdog is running																															

### 6.34.4.6 REQSTATUS

Address offset: 0x404

Request status

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																																
ID				H G F E D C B A																																
Reset 0x00000001				0 1																																
ID	Acce	Field	Value ID	Value	Description																															
A-H	R	RR[i] (i=0..7)			Request status for RR[i] register																															
			DisabledOrRequested	0	RR[i] register is not enabled, or are already requesting reload																															
			EnabledAndUnrequested	1	RR[i] register is enabled, and are not yet requesting reload																															

### 6.34.4.7 CRV

Address offset: 0x504

Counter reload value

Bit number			31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID			A A																															
Reset 0xFFFFFFFF			1 1																															
ID	Acce Field	Value ID	Value																Description															
A	RW CRV		[0xF..0xFFFFFFFF]																Counter reload value in number of cycles of the 32.768 kHz clock															

### 6.34.4.8 RREN

Address offset: 0x508

Enable register for reload request registers

Bit number				31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																															
ID				H G F E D C B A																															
Reset 0x00000001				0 1																															
ID	Acce Field	Value ID	Value	Description																															
A-H	RW	RR[i] (i=0..7)		Enable or disable RR[i] register																															
		Disabled	0	Disable RR[i] register																															
		Enabled	1	Enable RR[i] register																															

### 6.34.4.9 CONFIG

Address offset: 0x50C

Configuration register

Bit number			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ID			C																																A				
Reset 0x00000001			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1				
ID	Acce Field	Value ID	Value	Description																																			
A	RW	SLEEP		Configure the watchdog to either be paused, or kept running, while the CPU is sleeping																																			
			Pause	0	Pause watchdog while the CPU is sleeping																																		
			Run	1	Keep the watchdog running while the CPU is sleeping																																		
C	RW	HALT		Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger																																			
			Pause	0	Pause watchdog while the CPU is halted by the debugger																																		
			Run	1	Keep the watchdog running while the CPU is halted by the debugger																																		

### 6.34.4.10 RR[n] (n=0..7)

Address offset: 0x600 + (n × 0x4)

Reload request n

Bit number				31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ID				A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A
Reset 0x00000000				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ID	Acce Field		Value ID	Value				Description																											
A	W	RR						Reload request register																											
			Reload	0x6E524635				Value to request a reload of the watchdog timer																											

## 6.34.5 Electrical specification

### 6.34.5.1 Watchdog Timer Electrical Specification

Symbol	Description	Min.	Typ.	Max.	Units
t <sub>WDT</sub>	Time out interval	458 μs		36 h	

# 7 Hardware and layout

## 7.1 Pin assignments

The pin assignment figures and tables describe the pinouts for the product variants of the chip.

The nRF52833 device provides flexibility regarding GPIO pin routing and configuration. However, some pins have limitations or recommendations for pin configurations and uses.

### 7.1.1 aQFN73 ball assignments

The ball assignment figure and table in the following section describe the assignments for this variant of the chip.




Figure 191: aQFN<sup>TM</sup>73 ball assignments, top view

Pin	Name	Function	Description	Recommended usage
A8	P0.31	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN7	Analog input	Analog input	
A10	P0.29	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN5	Analog input	Analog input	
A12	P0.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN0	Analog input	Analog input	
A14	P0.19	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A16	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A18	N.C.			
A20	P0.25	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A22	VDD	Power	Power supply	
A23	XC2	Analog input	Connection for 32 MHz crystal	
B1	VDD	Power	Power supply	
B3	DCC	Power	DC/DC converter output	
B5	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (pin E24)
B7	VSS	Power	Ground	
B9	P0.30	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN6	Analog input	Analog input	
B11	P0.28	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN4	Analog input	Analog input	
B13	P0.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	AIN1	Analog input	Analog input	
B15	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
B17	P0.23	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
B19	N.C.			
B24	XC1	Analog input	Connection for 32 MHz crystal	
C1	DEC1	Power	1.1 V regulator supply decoupling	
D2	P0.00	Digital I/O	General purpose I/O	
	XL1	Analog input	Connection for 32.768 kHz crystal	
D23	DEC3	Power	Power supply, decoupling	
E24	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (pin B5)
F2	P0.01	Digital I/O	General purpose I/O	
	XL2	Analog input	Connection for 32.768 kHz crystal	
F23	VSS_PA	Power	Ground (radio supply)	
G1	P0.26	Digital I/O	General purpose I/O	
H2	P0.27	Digital I/O	General purpose I/O	
H23	ANT	RF	Single-ended radio antenna connection	See <a href="#">Reference circuitry</a> on page 567 for guidelines on how to ensure good RF performance
J1	P0.04	Digital I/O	General purpose I/O	
	AIN2	Analog input	Analog input	
J24	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC2	NFC input	NFC antenna connection	

Pin	Name	Function	Description	Recommended usage
K2	P0.05	Digital I/O	General purpose I/O	
	AIN3	Analog input	Analog input	
L1	P0.06	Digital I/O	General purpose I/O	
L24	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC1	NFC input	NFC antenna connection	
M2	P0.07	Digital I/O	General purpose I/O	
	TRACECLK	Trace clock	Trace buffer clock	
N1	P0.08	Digital I/O	General purpose I/O	
N24	DEC5	Power	1.3 V regulator supply decoupling	
P2	P1.08	Digital I/O	General purpose I/O	
P23	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
R1	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
R24	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
T2	P0.11	Digital I/O	General purpose I/O	
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
T23	N.C.			
U1	P0.12	Digital I/O	General purpose I/O	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
U24	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
V23	N.C.			
W1	VDD	Power	Power supply	
W24	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
Y2	VDDH	Power	High voltage power supply	
Y23	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
AA24	SWDCLK	Debug	Serial wire debug clock input for debug and programming	
AB2	N.C.			
AC5	DECUSB	Power	USB 3.3 V regulator supply decoupling	
AC9	P0.14	Digital I/O	General purpose I/O	
AC11	P0.16	Digital I/O	General purpose I/O	
AC13	P0.18	Digital I/O	General purpose I/O	
	nRESET		Configurable as pin RESET	
AC15	N.C.			
AC17	P0.21	Digital I/O	General purpose I/O	
AC19	N.C.			
AC21	N.C.			
AC24	SWDIO	Debug	Serial wire debug I/O for debug and programming	
AD2	VBUS	Power	5 V input for USB 3.3 V regulator	
AD4	D-	USB	USB D-	
AD6	D+	USB	USB D+	
AD8	P0.13	Digital I/O	General purpose I/O	
AD10	P0.15	Digital I/O	General purpose I/O	
AD12	P0.17	Digital I/O	General purpose I/O	
AD14	VDD	Power	Power supply	
AD16	P0.20	Digital I/O	General purpose I/O	

Pin	Name	Function	Description	Recommended usage
AD18	P0.22	Digital I/O	General purpose I/O	
AD20	P0.24	Digital I/O	General purpose I/O	
AD22	P1.00	Digital I/O	General purpose I/O	
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]	
			Serial wire output (SWO)	
AD23	VDD	Power	Power supply	
Die pad	VSS	Power	Ground pad	Exposed die pad must be connected to ground (VSS) for proper device operation

Table 139: aQFN™ 73 ball assignments

**Note:** For more information on standard drive, see [GPIO — General purpose input/output](#) on page 138. Low frequency I/O is a signal with a frequency up to 10 kHz.

**Note:** If SPIM0, SPIM1, or SPIM2 is used with 8 Mbps data rate, the recommended GPIOs for the clock signal (SCK) are P0.27, P1.08, P0.04, and P1.09.

### 7.1.2 QFN40 pin assignments

The pin assignment figure and table describe the assignments for this variant of the chip.




Figure 192: QFN40 pin assignments, top view

Pin	Name	Function	Description	Recommended usage
<b>Left side of the chip</b>				
1	DEC1	Power	1.1 V Digital supply decoupling	
2	P0.00	Digital I/O	General purpose I/O pin.	
	XL1	Analog input	Connection for 32.768 kHz crystal	
3	P0.01	Digital I/O	General purpose I/O pin	
	XL2	Analog input	Connection for 32.768 kHz crystal	
4	P0.04	Digital I/O	General purpose I/O pin	
	AIN2	Analog input	Analog input	
5	P0.05	Digital I/O	General purpose I/O pin	
	AIN3	Analog input	Analog input	
6	P1.09	Digital I/O	General purpose I/O pin	
7	P0.11	Digital I/O	General purpose I/O pin	
8	VDD	Power	Power supply	
9	VDDH	Power	High voltage power supply	
10	VBUS	Power	5 V input for USB 3.3 V regulator	
<b>Bottom side of the chip</b>				
11	DECUSB	Power	USB 3.3 V regulator supply decoupling	
12	D-	USB	USB D-	
13	D+	USB	USB D+	
14	P0.15	Digital I/O	General purpose I/O	
15	P0.17	Digital I/O	General purpose I/O	
16	P0.18	Digital I/O	General purpose I/O	
	nRESET		Configurable as pin RESET	
17	P0.20	Digital I/O	General purpose I/O	
18	VDD	Power	Power supply	
19	SWDIO	Debug	Serial wire debug I/O for debug and programming	
20	SWDCLK	Debug	Serial wire debug clock input for debug and programming	
<b>Right side of the chip</b>				
21	DEC5	Power	1.3 V regulator supply decoupling	
22	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC1	NFC input	NFC antenna connection	
23	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC2	NFC input	NFC antenna connection	
24	ANT	RF	Single-ended radio antenna connection	See <a href="#">Reference circuitry</a> on page 567 for guidelines on how to ensure good RF performance
25	VSS_PA	Power	Ground (radio supply)	
26	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (pin 38)
27	DEC3	Power	Power supply, decoupling	
28	XC1	Analog input	Connection for 32 MHz crystal	
29	XC2	Analog input	Connection for 32 MHz crystal	
30	VDD	Power	Power supply	
<b>Top side of the chip</b>				
31	P0.03	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN1	Analog input	Analog input	
32	P0.02	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN0	Analog input	Analog input	

Pin	Name	Function	Description	Recommended usage
33	P0.28	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN4	Analog input	Analog input	
34	P0.29	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN5	Analog input	Analog input	
35	P0.30	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN6	Analog input	Analog input	
36	P0.31	Digital I/O	General purpose I/O pin	
	AIN7	Analog input	Analog input	
37	VSS	Power	Ground	
38	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (pin 26)
39	DCC	Power	DC/DC converter output	
40	VDD	Power	Power supply	
<b>Backside of the the chip</b>				
Die pad	VSS	Power	Ground pad	Exposed die pad must be connected to ground (VSS) for proper device operation

Table 140: QFN40 pin assignments

**Note:** For more information on standard drive, see [GPIO — General purpose input/output](#) on page 138. Low frequency I/O is a signal with a frequency up to 10 kHz.

**Note:** If SPIM0, SPIM1, or SPIM2 is used with 8 Mbps data rate, the recommended GPIOs for the clock signal (SCK) are P1.09, P0.04, and P0.31.

### 7.1.3 WLCSP ball assignments

The ball assignment figure and table describe the assignments for this variant of the chip.




Figure 193: WLCSP ball assignments, top view

Pin	Name	Function	Description	Recommended usage
A1	XC1	Analog input	Connection for 32 MHz crystal	
A2	XC2	Analog input	Connection for 32 MHz crystal	
A3	P0.25	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
A4	P0.03	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN1	Analog input	Analog input	
A5	P0.29	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN5	Analog input	Analog input	
A6	DEC4	Power	1.3 V regulator supply decoupling	Must be connected to DEC6 (ball C2)
A7	VSS	Power	Ground	
A8	DCC	Power	DC/DC converter output	
A9	VDD	Power	Power supply	
B3	VDD	Power	Power supply	
B4	P1.03	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
B5	P0.30	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN6	Analog input	Analog input	
B6	P0.31	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN7	Analog input	Analog input	
B7	P0.01	Digital I/O	General purpose I/O pin	
	XL2	Analog input	Connection for 32.768 kHz crystal	
B8	P0.00	Digital I/O	General purpose I/O pin.	
	XL1	Analog input	Connection for 32.768 kHz crystal	
B9	DEC1	Power	1.1 V Digital supply decoupling	
C1	VSS_PA	Power	Ground (radio supply)	
C2	DEC6	Power	1.3 V regulator supply decoupling	Must be connected to DEC4 (ball A6)
C4	P1.05	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
C5	P0.19	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
C6	P0.02	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN0	Analog input	Analog input	
C7	P0.28	Digital I/O	General purpose I/O pin	Standard drive, low frequency I/O only
	AIN4	Analog input	Analog input	
C8	P0.27	Digital I/O	General purpose I/O	
C9	P0.26	Digital I/O	General purpose I/O	
D3	VSS	Power	Ground	
D4	VSS	Power	Ground	
D5	VSS	Power	Ground	
D6	VSS	Power	Ground	
D7	P0.23	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
D8	P0.04	Digital I/O	General purpose I/O pin	
	AIN2	Analog input	Analog input	
D9	P0.05	Digital I/O	General purpose I/O pin	
	AIN3	Analog input	Analog input	

Pin	Name	Function	Description	Recommended usage
E1	ANT	RF	Single-ended radio antenna connection	See <a href="#">Reference circuitry</a> on page 567 for guidelines on how to ensure good RF performance
E2	P0.10	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC2	NFC input	NFC antenna connection	
E3	P1.06	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
E4	VSS	Power	Ground	
E5	VSS	Power	Ground	
E6	VSS	Power	Ground	
E7	P0.08	Digital I/O	General purpose I/O	
E8	P0.07	Digital I/O	General purpose I/O	
	TRACECLK	Trace clock	Trace buffer clock	
E9	P0.06	Digital I/O	General purpose I/O	
F1	DEC5	Power	1.3 V regulator supply decoupling	
F2	P0.09	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
	NFC1	NFC input	NFC antenna connection	
F3	P1.01	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
F4	VSS	Power	Ground	
F5	VSS	Power	Ground	
F6	VSS	Power	Ground	
F7	P0.13	Digital I/O	General purpose I/O	
F8	P1.09	Digital I/O	General purpose I/O	
	TRACEDATA3	Trace data	Trace buffer TRACEDATA[3]	
F9	P1.08	Digital I/O	General purpose I/O	
G1	P1.07	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
G2	P1.04	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
G3	P0.24	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
G4	P0.21	Digital I/O	General purpose I/O	
G5	P0.20	Digital I/O	General purpose I/O	
G6	P0.16	Digital I/O	General purpose I/O	
G8	P0.11	Digital I/O	General purpose I/O	
	TRACEDATA2	Trace data	Trace buffer TRACEDATA[2]	
G9	VDD	Power	Power supply	
H1	P1.02	Digital I/O	General purpose I/O	Standard drive, low frequency I/O only
H2	SWDCLK	Debug	Serial wire debug clock input for debug and programming	
H3	P1.00	Digital I/O	General purpose I/O	
	TRACEDATA0	Trace data	Trace buffer TRACEDATA[0]	
			Serial wire output (SWO)	
H4	P0.18	Digital I/O	General purpose I/O	
	nRESET		Configurable as pin RESET	
H5	P0.15	Digital I/O	General purpose I/O	
H6	P0.12	Digital I/O	General purpose I/O	
	TRACEDATA1	Trace data	Trace buffer TRACEDATA[1]	
H7	D-	USB	USB D-	

Pin	Name	Function	Description	Recommended usage
H8	VBUS	Power	5 V input for USB 3.3 V regulator	
H9	VDDH	Power	High voltage power supply	
J1	VDD	Power	Power supply	
J2	SWDIO	Debug	Serial wire debug I/O for debug and programming	
J3	P0.22	Digital I/O	General purpose I/O	
J4	VDD	Power	Power supply	
J5	P0.17	Digital I/O	General purpose I/O	
J6	P0.14	Digital I/O	General purpose I/O	
J7	D+	USB	USB D+	
J8	DECUSB	Power	USB 3.3 V regulator supply decoupling	
J9	VSS	Power	Ground	

Table 141: WLCSP ball assignments

**Note:** For more information on standard drive, see [GPIO — General purpose input/output](#) on page 138. Low frequency I/O is a signal with a frequency up to 10 kHz.

**Note:** If SPIM0, SPIM1, or SPIM2 is used with 8 Mbps data rate, the recommended GPIOs for the clock signal (SCK) are P0.27, P1.08, P0.04, and P1.09.

## 7.2 Mechanical specifications

The mechanical specifications for the packages show the dimensions in millimeters.

### 7.2.1 aQFN73 7 x 7 mm package

Dimensions in millimeters for the aQFN™ 73 7 x 7 mm package.




Figure 194: aQFN™ 73 7 x 7 mm package

	A	A1	A2	A3	b	D, E	D2, E2	e	e1	e2
<b>Min.</b>		0.02			0.20	6.90	4.75			
<b>Nom.</b>		0.05	0.675	0.13	0.25	7.00	4.85	0.5	2.75	0.559
<b>Max.</b>	0.85	0.08			0.30	7.10	4.95			

Table 142: aQFN™73 dimensions in millimeters

### 7.2.2 QFN40 5 x 5 mm package




Figure 195: QFN40 5 x 5 mm package

	A	A1	A3	b	D, E	D2, E2	e	K	L
<b>Min.</b>	0.80	0.00		0.15	4.90	3.50		0.20	0.30
<b>Nom.</b>	0.85	0.035	0.203	0.20	5.00	3.60	0.40		0.35
<b>Max.</b>	0.90	0.05		0.25	5.10	3.70			0.40

Table 143: QFN40 dimensions in millimeters

### 7.2.3 WLCSP 3.175 x 3.175 mm package

Dimensions in millimeters for the WLCSP 3.175 x 3.175 mm package.




Figure 196: WLCSP 3.175 x 3.175 mm package

	A	A1	A2	A3	b	D	E	D2	E2	e	i	j
Min.	0.464	0.148	0.281	0.022	0.184							
Nom.	0.489		0.300	0.025	0.200	3.175	3.175	2.800	2.800	0.350	0.025	0.025
Max.	0.514	0.180	0.319	0.028	0.244							

Table 144: WLCSP dimensions in millimeters

## 7.3 Reference circuitry

To ensure good RF performance when designing PCBs, it is highly recommended to use the PCB layouts and component values provided by Nordic Semiconductor.

Documentation for the different package reference circuits, including Altium Designer files, PCB layout files, and PCB production files can be downloaded from the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

In this section there are reference circuits for QIAA aQFN™ 73, CJAA WLCSP, and QDAA QFN40 packages, showing the components and component values to support on-chip features in a design.

**Note:** This is not a complete list of configurations, but all required circuitry is shown for further configurations.

Some general guidance is summarized here:

- When supplying power from a USB source only, VBUS must be connected to VDDH if USB is to be used.
- Components required for DC/DC function are only needed if DC/DC mode is enabled for that regulator.
- NFC can be used in any configuration.
- USB can be used in any configuration as long as VBUS is supplied by the USB host.
- The schematics include an optional series resistor on the USB supply for improved immunity to transient overvoltage during VBUS connection. Using the series resistor is recommended for new designs.

## Circuit configurations for QIAA aQFN™ 73

Config no.	Supply configuration		Features that can be enabled for each configuration example		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 145: Circuit configurations

## Circuit configurations for QDAA QFN40

Config no.	Supply configuration		Features that can be enabled for each configuration example		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 146: Circuit configurations

## Circuit configurations for CJAA WLCSP

Config no.	Supply configuration		Features that can be enabled for each configuration example		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 147: Circuit configurations

### 7.3.1 Circuit configuration no. 1 for QIAA aQFN73

Circuit configuration number 1 for QIAA aQFN™ 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No

Table 148: Configuration summary for circuit configuration no. 1




Figure 197: Circuit configuration no. 1 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C18	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
R1	4R7	Resistor, $\pm 1\%$ , 0.063 W	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 149: Bill of material for circuit configuration no. 1

### 7.3.2 Circuit configuration no. 2 for QIAA aQFN73

Circuit configuration number 2 for QIAA aQFN<sup>™</sup> 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No

Table 150: Configuration summary for circuit configuration no. 2




Figure 198: Circuit configuration no. 2 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C18, C19	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> ® low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 151: Bill of material for circuit configuration no. 2

### 7.3.3 Circuit configuration no. 3 for QIAA aQFN73

Circuit configuration number 3 for QIAA aQFN™ 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No

Table 152: Configuration summary for circuit configuration no. 3




Figure 199: Circuit configuration no. 3 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C20	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 153: Bill of material for circuit configuration no. 3

### 7.3.4 Circuit configuration no. 4 for QIAA aQFN73

Circuit configuration number 4 for QIAA aQFN<sup>™</sup> 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No

Table 154: Configuration summary for circuit configuration no. 4




Figure 200: Circuit configuration no. 4 schematic for QIAA aQFN™ 73

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C15	47 nF	Capacitor, X7R, $\pm 10\%$	0402
C18, C20	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
L3	10 $\mu$ H	Chip inductor, IDC min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor $\pm 10\%$	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 155: Bill of material for circuit configuration no. 4

### 7.3.5 Circuit configuration no. 5 for QIAA aQFN73

Circuit configuration number 5 for QIAA aQFN<sup>™</sup> 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes

Table 156: Configuration summary for circuit configuration no. 5




Figure 201: Circuit configuration no. 5 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C15	47 nF	Capacitor, X7S, $\pm 10\%$	0402
C20	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
C <sub>tune1</sub> , C <sub>tune2</sub>	Antenna dependent	Capacitor, NP0, $\pm 5\%$	0402
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
L3	10 $\mu$ H	Chip inductor, IDC min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor $\pm 10\%$	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 157: Bill of material for circuit configuration no. 5

### 7.3.6 Circuit configuration no. 6 for QIAA aQFN73

Circuit configuration number 6 for QIAA aQFN<sup>™</sup> 73, showing the schematic and the bill of materials table.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 158: Configuration summary for circuit configuration no. 6




Figure 202: Circuit configuration no. 6 schematic

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C16, C17	12 pF	Capacitor, NP0, $\pm 2\%$	0402
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0402
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0402
C5, C7, C8, C12	100 nF	Capacitor, X7R, $\pm 10\%$	0402
C6	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C9	820 pF	Capacitor, NP0, $\pm 5\%$	0402
C10	N.C.	Not mounted	0402
C11	100 pF	Capacitor, NP0, $\pm 5\%$	0402
C13, C14	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor $\pm 5\%$	0402
L2	2.2 nH	High frequency chip inductor $\pm 5\%$	0402
U1	nRF52833-QIAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> low energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	AQFN-73
X1	32 MHz	Crystal SMD 2016, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_2016
X2	32.768 kHz	Crystal SMD 3215, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_3215

Table 159: Bill of material for circuit configuration no. 6

### 7.3.7 Circuit configuration no. 1 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 1.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No

Table 160: Configuration summary for circuit configuration no. 1




Figure 203: Circuit configuration no. 1 schematic for QDAA QFN40

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
C17	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
R1	4R7	Resistor, $\pm 1\%$ , 0.063 W	0402
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 161: Bill of material for circuit configuration no. 1

### 7.3.8 Circuit configuration no. 2 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 2.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No

Table 162: Configuration summary for circuit configuration no. 2



**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
C17, C18	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 163: Bill of material for circuit configuration no. 2

### 7.3.9 Circuit configuration no. 3 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 3.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No

Table 164: Configuration summary for circuit configuration no. 3




Figure 205: Circuit configuration no. 3 schematic for QDAA QFN40

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
C18	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 165: Bill of material for circuit configuration no. 3

### 7.3.10 Circuit configuration no. 4 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 4.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No

Table 166: Configuration summary for circuit configuration no. 4




Figure 206: Circuit configuration no. 4 schematic for QDAA QFN40

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
C14	47 nF	Capacitor, X7S, $\pm 10\%$	0201
C17, C18	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
L3	10 $\mu$ H	Chip inductor, IDC,min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor, $\pm 10\%$	0402
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 167: Bill of material for circuit configuration no. 4

### 7.3.11 Circuit configuration no. 5 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 5.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes

Table 168: Configuration summary for circuit configuration no. 5



**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6, C19	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
C14	47 nF	Capacitor, X7S, $\pm 10\%$	0201
C18	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
Ctune1, Ctune2	TBD	Capacitor, X7R, $\pm 10\%$	0201
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
L3	10 $\mu$ H	Chip inductor, IDC,min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor, $\pm 10\%$	0402
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 169: Bill of material for circuit configuration no. 5

### 7.3.12 Circuit configuration no. 6 for QDAA QFN40

This section contains a configuration summary, a schematic, and bill of materials table for QDAA QFN40 circuit configuration number 6.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 170: Configuration summary for circuit configuration no. 6




Figure 208: Circuit configuration no. 6 schematic for QDAA QFN40

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C15, C16	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	1.0 pF	Capacitor, NP0, $\pm 5\%$	0201
C4	1.2 pF	Capacitor, NP0, $\pm 5\%$	0201
C5, C7, C11	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C6	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C9	N.C.	Not mounted	0201
C10	100 pF	Capacitor, NP0, $\pm 5\%$	0201
C12, C13	1.0 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0402
L1	4.7 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	2.2 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-QDAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	QFN-40
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 171: Bill of material for circuit configuration no. 6

### 7.3.13 Circuit configuration no. 1 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 1.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 1	USB (VDDH = VBUS)	N/A	No	Yes	No

Table 172: Configuration summary for circuit configuration no. 1




Figure 209: Circuit configuration no. 1 schematic for CJAA WLCSP

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NP0, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5, C16	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C15	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
R1	4R7	Resistor, $\pm 1\%$ , 0.05W	0201
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 173: Bill of material for circuit configuration no. 1

### 7.3.14 Circuit configuration no. 2 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 2.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 2	Battery/Ext. regulator	N/A	No	Yes	No

Table 174: Configuration summary for circuit configuration no. 2



**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NP0, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5, C16	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C15, C17	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 175: Bill of material for circuit configuration no. 2

### 7.3.15 Circuit configuration no. 3 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 3.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 3	N/A	Battery/Ext. regulator	No	Yes	No

Table 176: Configuration summary for circuit configuration no. 3



**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NP0, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5, C16	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C17	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 177: Bill of material for circuit configuration no. 3

### 7.3.16 Circuit configuration no. 4 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 4.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 4	Battery/Ext. regulator	N/A	Yes	Yes	No

Table 178: Configuration summary for circuit configuration no. 4




Figure 212: Circuit configuration no. 4 schematic for CJAA WLCSP

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NP0, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5, C16	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C12	47 nF	Capacitor, X7S, $\pm 10\%$	0201
C15, C17	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
L3	10 $\mu$ H	Chip inductor, IDC,min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor, $\pm 10\%$	0402
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 179: Bill of material for circuit configuration no. 4

### 7.3.17 Circuit configuration no. 5 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 5.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 5	N/A	Battery/Ext. regulator	Yes	Yes	Yes

Table 180: Configuration summary for circuit configuration no. 5




Figure 213: Circuit configuration no. 5 schematic for CJAA WLCSP

**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NPO, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NPO, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5, C16	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C12	47 nF	Capacitor, X7S, $\pm 10\%$	0201
C17	4.7 $\mu$ F	Capacitor, X7S, $\pm 10\%$	0603
CT1, CT2, CT3, CT4	Antenna dependent	Capacitor, X7R, $\pm 10\%$	0201
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
L3	10 $\mu$ H	Chip inductor, IDC,min = 50 mA, $\pm 20\%$	0603
L4	15 nH	High frequency chip inductor, $\pm 10\%$	0402
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 181: Bill of material for circuit configuration no. 5

### 7.3.18 Circuit configuration no. 6 for CJAA WLCSP

This section contains a configuration summary, a schematic, and bill of materials table for CJAA WLCSP circuit configuration number 6.

Config no.	Supply configuration		Enabled features		
	VDDH	VDD	DCDCEN1	USB	NFC
Config. 6	N/A	Battery/Ext. regulator	No	No	No

Table 182: Configuration summary for circuit configuration no. 6



**Note:** For PCB reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).

Designator	Value	Description	Footprint
C1, C2, C13, C14	12 pF	Capacitor, NP0, $\pm 2\%$	0201
C3	0.8 pF	Capacitor, NP0, $\pm 5\%$	0201
C4, C6, C7, C9	100 nF	Capacitor, X7S, $\pm 10\%$	0201
C5	4.7 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
C8	820 pF	Capacitor, X7R, $\pm 10\%$	0201
C10, C11	1.0 $\mu$ F	Capacitor, X7R, $\pm 10\%$	0603
L1	3.9 nH	High frequency chip inductor, $\pm 5\%$	0201
L2	5.6 nH	High frequency chip inductor, $\pm 5\%$	0201
U1	nRF52833-CJAA	Multiprotocol <i>Bluetooth</i> <sup>®</sup> Low Energy, IEEE 802.15.4, ANT, and 2.4 GHz proprietary System on Chip	WLCSP-75
X1	32 MHz	Crystal SMD 1612, 32 MHz, Cl=8 pF, Total Tol: $\pm 40$ ppm	XTAL_1612
X2	32.768 kHz	Crystal SMD 2012, 32.768 kHz, Cl=9 pF, Total Tol: $\pm 50$ ppm	XTAL_2012

Table 183: Bill of material for circuit configuration no. 6

### 7.3.19 PCB guidelines

A well designed PCB is necessary to achieve good RF performance. Poor layout can lead to loss in performance or functionality.

A qualified RF layout for the IC and its surrounding components, including matching networks, can be downloaded from [www.nordicsemi.com](http://www.nordicsemi.com).

To ensure optimal performance it is essential that you follow the schematics and layout references closely. Especially in the case of the antenna matching circuitry (components between device pin ANT and the antenna), any changes to the layout can change the behavior, resulting in degradation of RF performance or a need to change component values. All reference circuits are designed for use with a 50  $\Omega$  single-ended antenna.

A PCB with a minimum of four layers, including a ground plane, is recommended for optimal performance. On the inner layers, put a keep-out area on the inner layers directly below the antenna matching circuitry (components between device pin ANT and the antenna) to reduce the stray capacitances that influence RF performance.

A matching network is needed between the RF pin ANT and the antenna, to match the antenna impedance (normally 50  $\Omega$ ) to the optimum RF load impedance for the chip. For optimum performance, the impedance for the matching network should be set as described in the recommended package reference circuitry in [Reference circuitry](#) on page 567.

The DC supply voltage should be decoupled as close as possible to the VDD pins with high performance RF capacitors. See the schematics for recommended decoupling capacitor values. The supply voltage for the chip should be filtered and routed separately from the supply voltages of any digital circuitry.

Long power supply lines on the PCB should be avoided. All device grounds, VDD connections, and VDD bypass capacitors must be connected as close as possible to the IC. For a PCB with a topside RF ground plane, the VSS pins should be connected directly to the ground plane. For a PCB with a bottom ground

plane, the best technique is to have via holes as close as possible to the VSS pads. A minimum of one via hole should be used for each VSS pin.

Fast switching digital signals should not be routed close to the crystal or the power supply lines. Capacitive loading of fast switching digital output lines should be minimized in order to avoid radio interference.

### 7.3.20 PCB layout example

The PCB layout shown in the following figures is a reference layout for the aQFN™ package with internal LDO setup and VBUS supply.

**Note:** Pay attention to how the capacitor C3 is grounded. It is not directly connected to the ground plane, but grounded via VSS\_PA pin F23. This is done to create additional filtering of harmonic components.

For all available reference layouts, see the product page for the nRF52833 on [www.nordicsemi.com](http://www.nordicsemi.com).




Figure 215: Top silk layer




Figure 216: Top layer




Figure 217: Mid layer 1




Figure 218: Mid layer 2




Figure 219: Bottom layer

**Note:** No components in bottom layer.

## 7.4 Package thermal characteristics

A summary of the thermal characteristics for the different packages available for the IC can be found below.

Symbol	Package	Typ.	Unit
$\theta_{JA,aQFN73}$	aQFN73	74.60	°C/W
$\theta_{JA,QFN40}$	QFN40	136.59	°C/W
$\theta_{JA,WLCSP}$	WLCSP	93.09	°C/W

Table 184: Package thermal characteristics

Values obtained by simulation following the EIA/JESD51-2 for still air condition.

## 7.5 Package Variation

The following describes the variation between the stated parameters in this specification and the values for the specific device package.

### 7.5.1 aQFN73

The parameter variation when using the aQFN73 package is as follows:

Symbol	Min.	Typ.	Max.	Unit
$P_{SENS,IEEE\ 802.15.4}$		-99		dBm
$P_{SENS,IT,SP,1M,BLE}$		-95		dBm
$P_{RF}$		7.5 <sup>42</sup>		dBm

Table 185: aQFN73 Package variation

<sup>42</sup> Achieved using  $P_{OS}8\text{dBm}$  setting in **RADIO.TXPOWER**

# 8 Recommended operating conditions

The operating conditions are the physical parameters that the chip can operate within.

Symbol	Parameter	Min.	Nom.	Max.	Units
VDD	VDD supply voltage, independent of DCDC enable	1.7	3.0	3.6	V
VDD <sub>POR</sub>	VDD supply voltage needed during power-on reset	1.75			V
VDDH	VDDH supply voltage	2.5	3.7	5.5	V
VBUS	VBUS USB supply voltage	4.35	5.0	5.5	V
t <sub>R_VDD</sub>	Supply rise time (0 V to 1.7 V)			60	ms
t <sub>R_VDDH</sub>	Supply rise time (0 V to 3.7 V)			100	ms
T <sub>A</sub>	Operating temperature	-40	25	85	°C
T <sub>AEXT</sub>	Extended operating temperature	85		105	°C
T <sub>J</sub>	Junction temperature			110	°C

Table 186: Recommended operating conditions

**Note:** The on-chip power-on reset circuitry may not function properly for rise times longer than the specified maximum.

## 8.1 Extended Operating Temperature

The operating temperature range for the device is defined in [Recommended operating conditions](#) on page 608. The range extends from T<sub>A</sub> minimum to T<sub>AEXT</sub> maximum.

Some electrical parameters are valid only for the T<sub>A</sub> operating temperature conditions. When this is the case an additional parameter for the T<sub>AEXT</sub> extended operating temperature condition is provided.

**Note:** When running the device in the extended operating temperature conditions range, the register [LFXODEBOUNCE](#) on page 92 must be set to `Extended`.

To avoid surpassing the maximum die junction temperature, see [Recommended operating conditions](#) on page 608, it is important to minimize current consumption when operating in the extended operating temperature conditions. It is therefore recommended to use the device in Normal Voltage mode with DC/DC enabled. See [POWER — Power supply](#) on page 58 for details about main supply modes.

## 8.2 WLCSP light sensitivity

All WLCSP package variants are sensitive to visible and close-range infrared light. This means that a final product design must shield the chip properly, either by final product encapsulation or by shielding/coating of the WLCSP device.

Some WLCSP package variants have a backside coating, where the marking side of the device is covered with a light absorbing film, while the side edges and the ball side of the device are still exposed and need to be protected. Other WLCSP package variants do not have any such protection.

The WLCSP package variant CJAA has a backside coating.

# 9 Absolute maximum ratings

Maximum ratings are the extreme limits to which the chip can be exposed for a limited amount of time without permanently damaging it. Exposure to absolute maximum ratings for prolonged periods of time may affect the reliability of the device.<sup>43</sup>

	Note	Min.	Max.	Unit
<b>Supply voltages</b>				
VDD		-0.3	+3.9	V
VDDH		-0.3	+5.8	V
VBUS		-0.3	+5.8	V
VSS			0	V
<b>I/O pin voltage</b>				
V <sub>I/O</sub> , VDD ≤ 3.6 V		-0.3	VDD + 0.3	V
V <sub>I/O</sub> , VDD > 3.6 V		-0.3	3.9	V
<b>NFC antenna pin current</b>				
I <sub>NFC1/2</sub>			80	mA
<b>Environmental aQFN™ package</b>				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		4	kV
ESD HBM Class	Human Body Model Class		3A	
ESD CDM	Charged Device Model		750	V
<b>Environmental QFN40 package</b>				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		2	
ESD HBM	Human Body Model		4	kV
ESD HBM Class	Human Body Model Class		3A	
ESD CDM	Charged Device Model		1	kV
<b>Environmental WLCSP 3.175 x 3.175 mm package</b>				
Storage temperature		-40	+125	°C
MSL	Moisture Sensitivity Level		1	
ESD HBM	Human Body Model		4	kV
ESD HBM Class	Human Body Model Class		3A	
ESD CDM	Charged Device Model		750	V
<b>Flash memory</b>				
Endurance		10 000		write/erase cycles
Retention at 85 °C		10		years
Retention at 105 °C	Limited to 1000 write/erase cycles	3		years
Retention at 105 °C-85 °C, execution split	Limited to 1000 write/erase cycles	6.7		years

75% execution time at 85 °C or less

Table 187: Absolute maximum ratings

<sup>43</sup> For accelerated life time testing (HTOL, etc) supply voltage should not exceed the recommended operating conditions max value, see [Recommended operating conditions](#) on page 608.



# 10 Ordering information

This chapter contains information on IC marking, ordering codes, and container sizes.

## 10.1 IC marking

The nRF52833 package is marked as shown in the following figure.

N	5	2	8	3	3
<P	P>	<V	V>	<H>	<P>
<Y	Y>	<W	W>	<L	L>

Figure 220: Package marking

## 10.2 Box labels

The following figures show the box labels used for nRF52833.



Figure 221: Inner box label

FROM:

TO:

DEVICE: NRF52833-PP-1V1-CC

S/O No.: <Nordic Sales Order>

CUSTOMER PO No.: <Customer Purchase Order>

WF LOT No.: <Wafer Lot Number>

Trace Code: <YY><WW><LL>

QTY: <Quantity>

PACKAGE COUNT:

 of

PACKAGE WEIGHT:

 KGS

COUNTRY OF ORIGIN: <Country>

Figure 222: Outer box label

### 10.3 Order code

The following are the order codes and definitions for nRF52833.

n	R	F	5	2	8	3	3	-	<P	P>	<V	V>	-	<C	C>
---	---	---	---	---	---	---	---	---	----	----	----	----	---	----	----

Figure 223: Order code

Abbreviation	Definition and implemented codes
N52/nRF52	nRF52 Series product
833	Part code
<PP>	Package variant code
<VV>	Function variant code
<H><P><F>	Build code H - Hardware version code P - Production configuration code (production site, etc.) F - Firmware version code (only visible on shipping container label)
<YY><WW><LL>	Tracking code YY - Year code WW - Assembly week number LL - Wafer lot code
<CC>	Container code

Table 188: Abbreviations

## 10.4 Code ranges and values

Defined here are the nRF52833 code ranges and values.

<PP>	Package	Size (mm)	Pin/Ball count	Pitch (mm)
QI	aQFN™	7 x 7	73	0.5
QD	QFN	5 x 5	40	0.4
CJ	WLCSP	3.175 x 3.175	75	0.35

Table 189: Package variant codes

<VV>	Flash (kB)	RAM (kB)
AA	512	128

Table 190: Function variant codes

<H>	Description
[A . . Z]	Hardware version/revision identifier (incremental)

Table 191: Hardware version codes

<P>	Description
[0 . . 9]	Production device identifier (incremental)
[A . . Z]	Engineering device identifier (incremental)

Table 192: Production configuration codes

<F>	Description
[A . . N, P . . Z]	Version of preprogrammed firmware
[0]	Delivered without preprogrammed firmware

Table 193: Production version codes

<YY>	Description
[00 . . 99]	Production year: 2000 to 2099

Table 194: Year codes

<WW>	Description
[1 . . 52]	Week of production

Table 195: Week codes

<LL>	Description
[AA . . ZZ]	Wafer production lot identifier

Table 196: Lot codes

<CC>	Description
R7	7" Reel
R	13" Reel

Table 197: Container codes

## 10.5 Product options

Defined here are the nRF52833 product options.

Order code	MOQ <sup>44</sup>
nRF52833-QIAA-R7	800
nRF52833-QIAA-R	3000
nRF52833-QDAA-R7	1500
nRF52833-QDAA-R	4000
nRF52833-CJAA-R7	1500
nRF52833-CJAA-R	7000

Table 198: nRF52833 order codes

Order code	Description
nRF52833-DK	nRF52833 Development Kit

Table 199: Development tools order code

<sup>44</sup> Minimum Ordering Quantity

# 11 Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

## Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

## Life support applications

Nordic Semiconductor products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury.

Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

## RoHS and REACH statement

Refer to [www.nordicsemi.com](http://www.nordicsemi.com) for complete hazardous substance reports, material composition reports, and latest version of Nordic's RoHS and REACH statements.

## Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

## Copyright notice

© 2020 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

COMPANY WITH  
QUALITY SYSTEM  
CERTIFIED BY DNV GL  
= ISO 9001 =