

User Guide

SSD50NBT

Version 1.0

REVISION HISTORY


Version	Date	Notes	Approver
1.0	22 Feb 2016	Preliminary Release	Connie Lin

CONTENTS

Scope	4
SSD50NBT Features Summary	4
Specifications	5
WLAN Functional Description	10
Bluetooth Functional Description	14
Electrical Characteristics	15
Absolute Maximum Ratings	15
Recommended Operating Conditions	15
DC Electrical Characteristics	16
WLAN Radio Receiver Characteristics	18
WLAN Transmitter Characteristics	19
Bluetooth Radio Characteristics	21
SDIO Timing Requirements	22
Pin Definitions	24
Boot Straps Options for Wi-Fi Interface	27
Mechanical Specifications	28
RF Layout Design Guidelines	29
Recommended Storage, Handling, Baking, and Reflow Profile	30
Required Storage Conditions	30
Baking Conditions	31
Surface Mount Conditions	31
Soldering	31
Cautions When Removing the SIP from the Platform for RMA	32
Precautions for Use	34
Regulatory	34
Certified Antennas	34
FCC and IC Regulatory	34
FCC	35
Federal Communication Commission Interference Statement	35
End Product Labeling	36
Manual Information to the End User	36
Industry Canada	36
European Union Regulatory	39
EU Declarations of Conformity	39
SSD50NBT	39
Ordering Information	40
General Comments	40
Labeling Requirements	41

Scope

This document describes key hardware aspects of the Laird SSD50NBT system in package (SIP) modules providing either SDIO or USB bus interface for WLAN connection and UART/PCM for Bluetooth connection. This document is intended to assist device manufacturers and related parties with the integration of this radio into their host devices. Data in this document is drawn from a number of sources and includes information found in the Qualcomm Atheros (QCA) QCA6004 and Cambridge Silicon Radio Ltd. (CSR) CSR8811 A08 data sheets issued in July 2011, along with other documents provided from QCA and CSR.



The Laird 50-series SIP is currently in development stage and this document is preliminary. The information in this document is subject to change. Please contact Laird to obtain the most recent version of this document.

SSD50NBT FEATURES SUMMARY

The Laird SSD50NBT device features are described in [Table 1](#).

Table 1: SSD50NBT features

Feature	Description
Radio Front End	Integrates the complete transmit/receive RF paths including baluns, coexistence band pass filter, diplexer, switches, power amplifier, low noise amplifier, and reference crystal oscillator.
Enhanced WLAN/BT Coexistence Algorithms	Enhanced important use cases including: ▪ PCM/I2S digital audio interface ▪ BT stereo audio (A2DP) ▪ BT data transfer profiles (such as OPP and FTP) ▪ BT2.1+EDR ▪ BT-LE Flexible radio architecture ensures simple customization for future use cases.
Power Management	Uses power-saving techniques including: ▪ Gating clocks to idle or inactive blocks ▪ Fast start and settling circuits to reduce Tx power ▪ Active duty cycles ▪ CPU frequency scaling
Pre-Calibration	RF system tested and calibrated in production.
Internal Sleep Clock	Integrated on-chip low power sleep clock to regulate internal timing.
Multiple Interface Support	▪ SDIO 2.0 (50 MHz, 4-bit and 1-bit) or USB for WLAN ▪ HS-UART for Bluetooth HCI (compatible with any upper layer Bluetooth stack)
Advanced 802.11n	▪ Half Guard Interval and Frame Aggregation for high throughput ▪ Space Time Block Coding (STBC) Rx for improved downlink robustness over range ▪ Low Density Parity Check (LDPC) for improved uplink and downlink robustness over range
Reference Frequency	▪ Incorporates a 26 MHz reference frequency source in package ▪ Sleep regulated and gated to enable the internal crystal to be powered down when the device is in sleep mode ▪ BT shares the clock from the Wi-Fi chip. ▪ Wi-Fi cannot be turned off or in reset when running BT.

Feature	Description
Advanced WLAN	Includes the following advanced WLAN features: - IEEE 802.11e QoS, Wi-Fi Alliance WMM Power Save, and 802.11n power saving compliance - AES, AES-CCMP, TKIP engines for faster data encryption - Cisco CCXv4 ASD, WPS support - Standard WEP/WPA/WPA2 for personal and enterprise environments support - WWR, 802.11d, 802.11h support - Wi-Fi Direct (Peer-to-Peer) - RTT for indoor positioning - Statistics and events for monitoring - Self-managed power state handling - Self-contained beacon processing - Shared authentication - Ad-hoc power save - Multiple PMK ID support - Simulated UAPSD - T-Spec support - Production flow diagnostics 3-wire scheme for Wi-Fi and BT coexistence.
Host Offloading (WLAN)	Integrates extensive hardware signal processing and an embedded on-chip CPU to offload complete 11n MAC/BB/PHY processing to minimize host processor loading and support application specific customization.
Advanced Bluetooth	- High-speed UART port (up to 4 Mbps) - HFP v1.6 wide-band speech supported on-chip - On-chip encoding of SBC and aptX® codecs for A2DP music streaming - PCM/I2S digital audio interface - Support for IEEE 802.11 coexistence - The flexible RAM/ROM based architecture enables custom or future profiles to be easily added.

SPECIFICATIONS

Table 2: Specifications

Feature	Description						
Physical Interface	64-pin LGA package						
Wi-Fi Interface	1-bit or 4-bit Secure Digital I/O or USB 2.0						
Bluetooth Interface	Host Controller Interface (HCI) using High Speed UART						
Main Chip	Wi-Fi: Qualcomm Atheros QCA6004. BT: Cambridge Silicon Radio Ltd. (CSR) CSR8811 A08						
Input Voltage Requirements	3.3 VDC (3.20 V min to 3.46V max)						
I/O Signaling Voltage	3.3 VDC $\pm$ 5% or 1.8 VDC $\pm$ 5%						
Average Current Consumption, VDDIO = 3.3 volts (At maximum transmit power setting) Note: Standby refers to the radio operating in PM1 power saving mode. Note: MIMO measurements are generally higher than Single Stream.	<table> <tr> <th>Single Stream</th><th>MIMO</th></tr> <tr> <td> 802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 600 mA Receive: 260 mA Standby: 130 mA </td><td> 802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 900 mA Receive: 140 mA Standby: 130 mA </td></tr> <tr> <td> 802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 460 mA Receive: 250 mA Standby: 130 mA </td><td> 802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 680 mA Receive: 140 mA Standby: 130 mA </td></tr> </table>	Single Stream	MIMO	802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 600 mA Receive: 260 mA Standby: 130 mA	802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 900 mA Receive: 140 mA Standby: 130 mA	802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 460 mA Receive: 250 mA Standby: 130 mA	802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 680 mA Receive: 140 mA Standby: 130 mA
Single Stream	MIMO						
802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 600 mA Receive: 260 mA Standby: 130 mA	802.11a (with BT in standby) @ 18 dBm 6 Mbps Transmit: 900 mA Receive: 140 mA Standby: 130 mA						
802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 460 mA Receive: 250 mA Standby: 130 mA	802.11b (with BT in standby) @ 18 dBm 1 Mbps Transmit: 680 mA Receive: 140 mA Standby: 130 mA						

Feature	Description
	802.11g (with BT in standby) @ 18 dBm 6 Mbps Transmit: 450 mA Receive: 250 mA Standby: 130 mA 802.11n (2.4 GHz) (with BT in standby) @ 14 dBm MCS7 Transmit: 340 mA Receive: 250mA Standby: 130 mA 802.11n (5 GHz) (with BT in standby) @ 14 dBm MCS7 Transmit: 490 mA Receive: 260 mA Standby: 130 mA Bluetooth (with Wi-Fi in standby) Transmit: 85 mA Receive: 70 mA Standby: 130 mA
	802.11g (with BT in standby) @ 18 dBm 6 Mbps Transmit: 710 mA Receive: 140 mA Standby: 130 mA 802.11n (2.4 GHz) (with BT in standby) @ 14 dBm MCS7 Transmit: 460 mA Receive: 140 mA Standby: 130 mA 802.11n (5 GHz) (with BT in standby) @ 14 dBm MCS7 Transmit: 720 mA Receive: 140 mA Standby: 130 mA Bluetooth (with Wi-Fi in standby) Transmit: TBD mA Receive: TBD mA Standby: 130 mA
Operating Temperature	-30° to 85°C (-22° to 185°F)
Operating Humidity	10 to 90% (non-condensing)
Storage Temperature	-40° to 85°C (-40° to 185°F)
Storage Humidity	10 to 90% (non-condensing)
Maximum Electrostatic Discharge	Conductive 4KV; Air coupled 8KV
Size	16 mm (length) x 16 mm (width) x 2.5 mm (thickness)
Weight	1.20 g
Mounting	Please see the mounting and handling guide.
Wi-Fi Media	Direct Sequence-Spread Spectrum (DSSS) Complementary Code Keying (CCK) Orthogonal Frequency Divisional Multiplexing (OFDM)
Bluetooth Media	Frequency Hopping Spread Spectrum (FHSS)
Wi-Fi Media Access Protocol	Carrier sense multiple access with collision avoidance (CSMA/CA)
Network Architecture Types	Infrastructure and ad-hoc
Wi-Fi Standards	IEEE 802.11a, 802.11b, 802.11d, 802.11e, 802.11g, 802.11h, 802.11i, 802.11n, 802.11r
Bluetooth Standards	Bluetooth version 2.1 with Enhanced Data Rate Bluetooth 4.0 (Bluetooth Low Energy or BLE)

Feature	Description
Wi-Fi Data Rates Supported	11a (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11b (DSSS, CCK) 1, 2, 5.5, 11 Mbps 802.11g (OFDM) 6, 9, 12, 18, 24, 36, 48, 54 Mbps 802.11n (OFDM, MCS 0-15) Full Guard Interval: 6.5,13.0, 19.5, 26.0,39.0,52.0,58.5,65.0, 13.0,26.0,39.0, 52.0, 78.0,104.0,117.0 Mbps Short Guard Interval: 1.2,14.4,21.7,29.9,43.3,57.8,65.0,72.2, 14.4,28.9,43.3,57.8, 86.7,115.6,130.0,144.4 Mbps
Modulation	BPSK @ 1, 6,9, 6.5, 7.2,13 and 14.4 Mbps QPSK @ 2, 12, 18, 13, 14.4,19.5, 21.7, 26, 28.9, 39,43.3 Mbps CCK @ 5.5 and 11 Mbps 16-QAM @ 24, 36,26, 29.9,39,43.3,52,57.8,78,86.7 Mbps 64-QAM @ 48,54,52, 57.8, 58.5, 65,72.2,104.0,115.6,117.0,130.0,144.4 Mbps
802.11n Spatial Streams	2 (2x2 MIMO)
Bluetooth Data Rates Supported	1, 2, 3 Mbps
Bluetooth Modulation	GFSK@ 1 Mbps Pi/4-DQPSK@ 2 Mbps 8-DPSK@ 3 Mbps
Regulatory Domain Support	FCC (Americas, Parts of Asia, and Middle East) ETSI (Europe, Middle East, Africa, and Parts of Asia) IC (Industry Canada) MIC (Japan) (formerly TELEC) – Option KC (Korea) (formerly KCC) – Option
2.4 GHz Frequency Bands	ETSI: 2.4 GHz to 2.483 GHz FCC: 2.4 GHz to 2.473 GHz MIC: 2.4 GHz to 2.495 GHz KC: 2.4 GHz to 2.483 GHz
2.4 GHz Operating Channels (Wi-Fi)	ETSI: 13 (3 non-overlapping) FCC: 11 (3 non-overlapping) MIC: 14 (4 non-overlapping) KC: 13 (3 non-overlapping)

Feature	Description
5 GHz Frequency Bands	ETSI 5.15 GHz to 5.35 GHz (Ch 36/40/44/48/52/56/60/64) 5.47 GHz to 5.725 GHz (Ch 100/104/108/112/116/120/124/128/132/136/140) FCC 5.15 GHz to 5.35 GHz (Ch 36/40/44/48/52/56/60/64) 5.47 GHz to 5.725 GHz (Ch 100/104/108/112/116/120/124/128/132/136/140) 5.725 GHz to 5.825 GHz (Ch 149/153/157/161/165) MIC (Japan) 5.15 GHz to 5.35 GHz (Ch 36/40/44/48/52/56/60/64) 5.47 GHz to 5.725 GHz (Ch 100/104/108/112/116/120/124/128/132/136/140) KC 5.15 GHz to 5.35 GHz (Ch 36/40/44/48/52/56/60/64) 5.47 GHz to 5.725 GHz (Ch 100/104/108/112/116/120/124) 5.725 GHz to 5.825 GHz (Ch 149/153/157/161)
5 GHz Operating Channels (Wi-Fi)	ETSI: 19 non-overlapping FCC: 24 non-overlapping MIC: (Japan): 19 non-overlapping KC: 19 non-overlapping
Transmit Power <i>Note: Transmit power on each channels varies according to individual country regulations. All values for lowest data rate is nominal, +/-2 dBm. Others are +/-2.5dBm.</i> <i>Note:</i> HT40 – 40 Mhz-wide channels HT20 – 20 MHz-wide channels	802.11a 6 Mbps 18 dBm (63 mW) 54 Mbps 15 dBm (32 mW) 802.11b 1 Mbps 18 dBm (63 mW) 11 Mbps 18 dBm (63 mW) 802.11g 6 Mbps 18 dBm (63 mW) 54 Mbps 15 dBm (32 mW) 802.11n (2.4 GHz) 6.5 Mbps (MCS0) 18 dBm (63 mW) 65 Mbps (MCS7) 14 dBm (25 mW) 802.11n (5 GHz) 6.5 Mbps (MCS0;HT20) 18 dBm (63 mW) 65 Mbps (MCS7;HT20) 14 dBm (25 mW) (MCS0;HT40) 15 dBm (32 mW) (MCS7; HT40) 12 dBm (16 mW) Bluetooth 1 Mbps 6 dBm (4 mW) 2 Mbps 6 dBm (4 mW) 3 Mbps 3 dBm (2 mW)

Feature	Description
Typical Receiver Sensitivity	802.11a: 6 Mbps -93 dBm 54 Mbps -75 dBm (PER <= 10%) 802.11b: 1 Mbps -95 dBm 11 Mbps -88 dBm (PER <= 10%) 802.11g: 6 Mbps -92 dBm 54 Mbps -75 dBm (PER <= 10%) 802.11n (2.4 GHz) MCS0 Mbps -92 dBm MCS7 Mbps -72 dBm 802.11n (5 GHz) MCS0 Mbps -93 dBm MCS7 Mbps -72 dBm Bluetooth: 1 Mbps -84 dBm (1DH1) 3 Mbps -76 dBm (3DH5) BLE -87 dBm
Operating Systems Supported	Windows Mobile 5.0, 6.0, 6.1, 6.5 Windows Embedded Compact (CE) 5.0, 6.0, 7.0, 2013 Windows 7, 8, 8.1 Linux 2.6.x, 3.x.x, 4.0.x kernel Android 4.1.2 (Jellybean) and forward
Security	Standards Wireless Equivalent Privacy (WEP) Wi-Fi Protected Access (WPA) IEEE 802.11i (WPA2) Encryption Wireless Equivalent Privacy (WEP, RC4 Algorithm) Temporal Key Integrity Protocol (TKIP, RC4 Algorithm) Advanced Encryption Standard (AES, Rijndael Algorithm) Encryption Key Provisioning Static (40-bit and 128-bit lengths) Pre-Shared (PSK) Dynamic 802.1X Extensible Authentication Protocol Types EAP-FAST PEAP-MSCHAPv2 EAP-TLS PEAP-TLS EAP-TTLS LEAP PEAP-GTC

Feature	Description
Compliance	ETSI Regulatory Domain EN 300 328 (Wi-Fi®) EN 300 328 v1.8.1 (BT 2.1) EN 301 489-1 EN 301 489-17 EN 301 893 EN 60950-1 EU 2002/95/EC (RoHS) FCC Regulatory Domain FCC 15.247 DTS – 802.11b/g (Wi-Fi) – 2.4 GHz FCC 15.407 UNII – 802.11a (Wi-Fi) – 5 GHz FCC 15.247 DSS – BT 2.1 Industry Canada RSS-247 – 802.11a/b/g/n (Wi-Fi) – 2.4 GHz, 5.8 GHz, 5.2 GHz, and 5.4 GHz RSS-247 – BT 2.1
Certifications	Wi-Fi Alliance 802.11a, 802.11b, 802.11g, 802.11n WPA Enterprise WPA2 Enterprise Cisco Compatible Extensions (Version 4) Bluetooth SIG Qualification   
Warranty	Five Year Limited Lifetime

All specifications are subject to change without notice

WLAN FUNCTIONAL DESCRIPTION

Overview

The SSD50NBT WLAN block is based on the Qualcomm-Atheros AR6004 802.11a/b/g/n chipset. It is optimized for low power embedded applications and is configured to operate in dual-band, two-stream (2x2 MIMO) mode. Its functionality includes:

- Improved throughput on the link due to frame aggregation, RIFS (reduced inter-frame spacing), and half guard intervals.
- Support for STBC (space time block codes) and LDPC (Low Density Parity Check) codes.
- Improved 11n performance due to features such as 11n frame aggregation (A-MPDU and A-MSDU) and low-overhead host-assisted buffering (RX A-MSDU and RX A-MPDU). These techniques can improve performance and efficiency of applications involving large bulk data transfers such as file transfers or high-resolution video streaming.

Other functionality includes the following:

Feature	Description
Reset Control	WLAN_PWD_L and BT_PWD_L pins must be asserted low to reset Wi-Fi and Bluetooth. After these signals are de-asserted, the radio waits for host communication. Until then, all modules except the host interface are held in reset.
	Once the host has initiated communication, the radio turns on its crystal and then the PLL. After all clocks are stable and running, the block resets are automatically de-asserted.
	Note: Because it derives its clock from WLAN, the Bluetooth function should be powered down/reset whenever WLAN is reset.
Reset Sequence	After a COLD_RESET event, the SSD50NBT enters the HOST_OFF state and awaits communication from the host. From that point, the typical COLD_RESET sequence is shown below:
	- When the host is ready to use the radio, it initiates communication via the SDIO. - The radio enters the WAKEUP state and then the ON state. Embedded software configures the radio functions and interfaces. When the radio is ready to receive commands from the host, it sets an internal function ready bit. - The host reads the ready bit and sends function commands to the radio. - The embedded CPU may continue to be held in reset under some circumstances until its reset is cleared by an external pin or when the host clears a register.
Power Transition	Integrated power management and control functions and low power operation for maximum battery life across all operational states by: - Gating clocks for logic when not needed - Shutting down unneeded high speed clock sources - Reducing voltage levels to specific blocks in some states

See [Error! Reference source not found..](#)




Figure 1: Power state transition

Feature	Description											
Hardware Power States	The SSD50NBT hardware has five top level hardware power states managed by the RTC block.											
	<table> <tr> <th>State</th><th>Description</th></tr> <tr> <td>OFF</td><td> - CHIP_PWD_L pin assertion immediately brings the chip to the OFF state. - Sleep clock is disabled. - No state is preserved. </td></tr> <tr> <td>HOST_OFF</td><td> - WLAN is turned off. The Bluetooth clock is off but should also be powered down through BT_PWD_L. - Only the host interface is powered on. The rest of the chip is power gated (off). - The host instructs the SSD50NBT to transition to WAKEUP by writing a register in the host interface domain. - The embedded CPU and WLAN do not retain state (separate entry). - For USB, this state can be bypassed by asserting FORCE_HOST_ON_L during CHIP_PWD_L de-assertion. </td></tr> <tr> <td>SLEEP</td><td> - Only the sleep clock is operating. - The crystal or oscillator is disabled. - Any wakeup events force a transition from this state to the WAKEUP state. - All internal states are maintained. </td></tr> <tr> <td>WAKEUP</td><td> - The system transitions from sleep states to ON. - The high frequency clock is gated off as the crystal or oscillator is brought up and the PLL is enabled. - WAKEUP duration is programmable. </td></tr> <tr> <td>ON</td><td> - The high speed clock is operational and sent to each block enabled by the clock control register. - Lower level clock gating is implemented at the block level, including the CPU, which can be gated off using the WAITI instruction while the System is on. - No CPU, host, and WLAN activities transition to sleep states. WLAN must be initialized prior to Bluetooth initialization and use. </td></tr> </table>	State	Description	OFF	- CHIP_PWD_L pin assertion immediately brings the chip to the OFF state. - Sleep clock is disabled. - No state is preserved.	HOST_OFF	- WLAN is turned off. The Bluetooth clock is off but should also be powered down through BT_PWD_L. - Only the host interface is powered on. The rest of the chip is power gated (off). - The host instructs the SSD50NBT to transition to WAKEUP by writing a register in the host interface domain. - The embedded CPU and WLAN do not retain state (separate entry). - For USB, this state can be bypassed by asserting FORCE_HOST_ON_L during CHIP_PWD_L de-assertion.	SLEEP	- Only the sleep clock is operating. - The crystal or oscillator is disabled. - Any wakeup events force a transition from this state to the WAKEUP state. - All internal states are maintained.	WAKEUP	- The system transitions from sleep states to ON. - The high frequency clock is gated off as the crystal or oscillator is brought up and the PLL is enabled. - WAKEUP duration is programmable.	ON
State	Description											
OFF	- CHIP_PWD_L pin assertion immediately brings the chip to the OFF state. - Sleep clock is disabled. - No state is preserved.											
HOST_OFF	- WLAN is turned off. The Bluetooth clock is off but should also be powered down through BT_PWD_L. - Only the host interface is powered on. The rest of the chip is power gated (off). - The host instructs the SSD50NBT to transition to WAKEUP by writing a register in the host interface domain. - The embedded CPU and WLAN do not retain state (separate entry). - For USB, this state can be bypassed by asserting FORCE_HOST_ON_L during CHIP_PWD_L de-assertion.											
SLEEP	- Only the sleep clock is operating. - The crystal or oscillator is disabled. - Any wakeup events force a transition from this state to the WAKEUP state. - All internal states are maintained.											
WAKEUP	- The system transitions from sleep states to ON. - The high frequency clock is gated off as the crystal or oscillator is brought up and the PLL is enabled. - WAKEUP duration is programmable.											
ON	- The high speed clock is operational and sent to each block enabled by the clock control register. - Lower level clock gating is implemented at the block level, including the CPU, which can be gated off using the WAITI instruction while the System is on. - No CPU, host, and WLAN activities transition to sleep states. WLAN must be initialized prior to Bluetooth initialization and use.											
Sleep State Management	Sleep state minimizes power consumption while saving system states. In sleep state, all high speed clocks are gated off and the external reference clock source is powered off. The system remains in sleep state until a WAKEUP event causes the system to enter WAKEUP state, waits for the reference clock source to stabilize, and then un-gates all enabled clock trees. The embedded CPU wakes up only when an interrupt arrives, which may have also generated the system WAKEUP event.											

Feature	Description
System Clocking (RTC Block)	The SSD50NBT has an RTC block which controls the clocks and power going to other internal modules. Its inputs consist of sleep requests from these modules and its outputs consists of clock enable and power signals which are used to gate the clocks going to these modules. The RTC block also manages resets going to other modules with the device. The SSD50NBT's clocking is grouped into two types: high-speed and low-speed. <i>High Speed Clocking</i> The reference 26 MHz clock source inside the SSD50NBT drives the PLL and RF synthesizer of Wi-Fi and Bluetooth. To minimize power consumption, the reference clock source is powered off in SLEEP, HOST_OFF, and OFF states. <i>Low Speed Clocking</i> On WiFi operation, SSD50NBT do not need an external sleep clock source. Instead, an internal ring oscillator is used to generate a low frequency sleep clock. It is also used to run the state machines and counters related to low power states. The SSD50NBT has an internal calibration module which produces a 32.768 KHz output with minimal variation. For this, it uses the reference clock source as the golden clock. As a result, the calibration module adjusts for process and temperature variations in the ring oscillator when the system is in ON state. The BT section sharing clock from wifi chip. It will not able to get into deep sleep mode without 32KHz present at pin-24. Without get into deep sleep mode, it will consume 3.3mA at VDD_BT supply. In order to have BT get into deep sleep mode, a 32.768KHz slow clock is must on pin-24. When 32.768KHz present on pin-24, BT chip can go into deep sleep mode with 0.08mA current consume on VDD_BT supply. <i>Interface Clock</i> The host interface clock represents another clock domain for the SSD50NBT. This clock comes from the SDIO and is independent from the other internal clocks. It drives the host interface logic as well as certain registers which can be accessed by the host in HOST_OFF and SLEEP states.
MAC/BB/RF Block	The SSD50NBT Wireless MAC consists of five major blocks: - Host interface unit (HIU) for bridging to the AHB for bulk data accesses and APB for register accesses - Ten queue control units (QCU) for transferring TX data - Ten DCF control units (DCU) for managing channel access - Protocol control unit (PCU) for interfacing to baseband DMA receive unit (DRU) for transferring RX data
Baseband Block	The SSD50NBT baseband module (BB) is the physical layer controller for the 802.11b/g/n air interface. It is responsible for modulating data packets in the transmit direction and detecting and demodulating data packets in the receive direction. It has a direct control interface to the radio to enable hardware to adjust analog gains and modes dynamically.
Clock Sharing	Clock sharing is implemented on the SSD50NBT. The Bluetooth chip (CSR8811) receives a reference clock from Wi-Fi chip (QCA6004). When Wi-Fi is in power off/reset state, Bluetooth is also off. 32.768KHz slow clock is needed for BT to get into deep sleep mode.

BLUETOOTH FUNCTIONAL DESCRIPTION

The SSD50NBT Bluetooth (BT) block is based on CSR8811A08 and described in the table below:

Table 3: Bluetooth functions

Feature	Description
HCI-UART Interface	The UART Interface is a standard high-speed UART interface. It operates up to 4 Mbps, supporting Bluetooth HCI UART interface.
PCM or I2S Interface	- Continuous PCM encoded audio data transmission and reception over Bluetooth. - Processor overhead reduction through hardware support for continual transmission and reception of PCM data. - A bidirectional digital audio interface that routes directly into the baseband layer of the firmware. It does not pass through the HCI protocol layer. - Hardware on CSR8811 for sending data to and from a SCO connection. - Up to three SCO connections on the PCM interface at any one time. - PCM interface master, generating PCM_SYNC and PCM_CLK. - PCM interface slave, accepting externally generated PCM_SYNC and PCM_CLK. - Various clock formats including: *Long Frame Sync *Short Frame Sync - GCI timing environments 13-bit or 16-bit linear, 8-bit μ-law or A-law companded sample formats. - Receives and transmits on any selection of three of the first four slots following PCM_SYNC. - The PCM configuration options are enabled by setting SKEY_PCM_CONFIG32.
CPU and Memory	The CSR8811 uses a 16-bit RISC MCU for low power consumption and efficient use of memory. The MCU, interrupt controller, and event timer run the Bluetooth software stack and control the Bluetooth radio and host interfaces. 56 KB of on-chip RAM is provided to support the RISC MCU and is shared between the ring buffers used to hold voice/data for each active connection and the general-purpose memory required by the Bluetooth stack. 5 Mb of Internal ROM memory is available on the CSR8811. This memory is provided for system firmware, storing CSR8811 settings and program code.
Build-in Standard WLAN Coexistence	The SSD50NBT supports internally the standard WLAN coexistence interface through the WLAN_ACTIVE, BT_PRIORITY, and BT_ACTIVE pins.
Reference Clock	The BT block is configured for 26 MHz reference clock frequency. The clock source is provided to BT internally from the WLAN block on demand from BT_CLK_REQ. Note: The WLAN block must be initialized prior before BT clock sharing is enabled.
BT Low Energy	The SSD50NBT supports Low Energy specification which allows for connection to devices with single mode LE function (such as a watch, sensor, and HID). The implementation is optimized for coexistence with WLAN.
Reset	The pin BT_PWD_L resets and powers down the BT block. Holding the BT_PWD_L pin at GND turns off the entire BT block; all state information is lost. To ensure a full reset, the reset signal should be asserted for a period greater than 5 ms.

Feature	Description
Radio	The BT radio shares the single antenna port with the WLAN through an internal 3-way RF switch. The SSD50NBT implements WLAN/BT coexistence internally. VDDIO is to set the I/O voltage internally with either 1.8 V or 3.3 V to ensure same voltage level for the internal Wi-Fi and BT coexistence signal. Refer to the reference design specifications for details.
BT wake up Host	PIO-3 is reserved for BT to wake host from deep sleep mode.
SDIO_IOVDD	WLAN Host IO (SDIO) power supply input 1.8V or 3.3V.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Table 4 summarizes the absolute maximum ratings and Table 5 lists the recommended operating conditions for the SSD50NBT. Absolute maximum ratings are those values beyond which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Note: Maximum rating for signals follows the supply domain of the signals.

Table 4: Absolute Maximum Ratings

Symbol (Domain)	Parameter	Max Rating	Unit
SDIO_IOVDD	WLAN host SDIO interface I/O supply	-0.3 to 4.0	V
VDDIO (Wi-Fi and BT)	WLAN and BT I/O configuration power supply	-0.3 to 4.0	V
VDD33;VDD33_FEM	External 3.3V power supply	-0.3 to 4.0	V
BT_VDD	BT Power core supply	3.6	V
VDD12_USB, DVDD12, AVDD12	WLAN 1.2V power supply	-0.3 to 1.32	V
Storage	Storage Temperature	-40 to +85	°C
ANT1; ANT2	Maximum RF input (reference to 50-Ω input)	+10	dBm
ESD	Electrostatic discharge tolerance	2000	V

Recommended Operating Conditions

Table 5: Recommended Operating Conditions

Symbol (Domain)	Parameter	Min	Typ	Max	Unit
SDIO_IOVDD	WLAN host interface I/O supply	1.71/3.2	1.8/3.3	1.89/3.46	V
VDDIO (Wi-Fi and BT)	WLAN and BT GPIO I/O power supply	1.71/3.2	1.8/3.3	1.89/3.46	V
VDD33	External 3.3V power supply	3.2	3.30	3.46	V
BT_VDD	BT core supply	3.2	3.30	3.46	V
VDD12_USB, DVDD12, AVDD12	WLAN 1.2V power supply	1.20	1.26	1.32	V
T-ambient	Ambient temperature	-30	25	85	°C

DC Electrical Characteristics

Table 6 and Table 7 list the general DC electrical characteristics over recommended operating conditions (unless otherwise specified).

Table 6: General DC Electrical Characteristics (For 3.3V I/O Operation)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VIH	High Level Input Voltage		0.7 x VDD			V
VIL	Low Level Input Voltage				0.3 x VDD	V
IIL	Input Leakage Current	Without Pull-up or Pull-down 0V < VIN < VDD 0V < VOUT < VDD	0		-3	nA
		With Pull-up 0V < VIN < VDD 0V < VOUT < VDD	16		48	μA
		With Pull-down 0V < VIN < VDD 0V < VOUT < VDD	-14		-47	μA
VOH	High Level Output Voltage	IOH = -4mA	0.9 x VDD			V
		IOH = -12mA	0.9 x VDD			V
VOL	Low Level Output Voltage	IOH = 4mA			0.1 x VDD	V
		IOH = 12mA			0.1 x VDD	V

Table 7: General DC Electrical Characteristics (For 1.8V I/O Operation)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VIH	High Level Input Voltage		0.7 x VDD			V
VIL	Low Level Input Voltage				0.3 x VDD	V
IIL	Input Leakage Current	Without Pull-up or Pull-down 0V < VIN < VDD 0V < VOUT < VDD	0		-3	nA
		With Pull-up 0V < VIN < VDD 0V < VOUT < VDD	3.5		13	μA
		With Pull-down 0V < VIN < VDD 0V < VOUT < VDD	-6.2		-23	μA
VOH	High Level Output Voltage	IOH = -4mA	0.9 x VDD			V
		IOH = -12mA	0.9 x VDD			V
VOL	Low Level Output Voltage	IOH = 4mA			0.1 x VDD	V
		IOH = 12mA			0.1 x VDD	V




Figure 2: Power On/Off Timing




Figure 3: Wi-Fi and BT reset Timing

Table 8: Timing Diagram Definitions

Timing	Description	Min	Unit
Ta	Time between 3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) and VDDIO/SDIO_IOVDD supplies	0	μsec
Tb	Time between VDDIO/SDIO_IOVDD supplies valid and WLAN_PWD_L negation. Note: there are 10K ohm internal Pull-up on SD_D0, SD_D1 and SD_D3.	5	μsec
Tc	Time between VDDIO/SDIO_IOVDD supplies valid and BT_PWD_L negation	5	msec
Td	Time between WLAN_PWD_L assertion and VDDIO/SDIO_IOVDD invalid, or time between BT_PWD_L negation and VDDIO/SDIO_IOVDD invalid.	0	μsec
Te	Time between VDDIO/SDIO_IOVDD invalid and 3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) invalid.	No requirement	
Tf	Time of WLAN_PWD_L assertion during reset or power down period. Both 3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) and VDDIO/SDIO_IOVDD should keep ON.	5	μsec
Tg	Time of BT_PWD_L assertion during reset or power down period. Both 3.3V (VDD33/BT_VDD/VDD_FEM/VDD_USB) and VDDIO/SDIO_IOVDD should keep ON.	5	msec

Important: SSD50NBT requires SDIO interface lines SD_CMD, SD_D1, and SD_D2 to be high prior to negation of WLAN_PWD_L. Designs should drive these lines high or, if necessary, add external pull-ups to insure proper SDIO configuration on WLAN boot-up. Failure to pull these lines high results in non-functional SDIO interface. These are boot-mode straps interpreted by the WLAN CPU on power-on. There is 10K ohm pull high resistor already implemented on SD_D0, SD_D1, and SD_D3. No external pull-up is required for those three lines.

We suggest that Tb and Tf timing is greater than 5μsec but no longer than 100 msec.

WLAN Radio Receiver Characteristics

Table 9 and Table 10 summarize the WLAN SSD50NBT receiver characteristics.

Table 9: WLAN Receiver Characteristics for 2.4 GHz Signal Chain Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Fr _x	Receive input frequency range		2.412		2.484	GHz
Srf	Sensitivity					
	CCK, 1 Mbps	See Note ³		-95		dBm
	CCK, 11 Mbps			-88		
	OFDM, 6 Mbps			-92		
	OFDM, 54 Mbps			-75		
	HT20, MCS0			-92		
	HT20, MCS7			-72		
Radj	Adjacent channel rejection					
	OFDM, 6 Mbps	See Note ⁴		32		dB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	OFDM, 54 Mbps			16		
	HT20, MCS0			31		
	HT20, MCS7			14		

³Performance data are measured under signal chain operation.

⁴Performance data are measured under signal chain operation.

Table 10: WLAN Receiver Characteristics for 5 GHz Dual Chain Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Fr _x	Receive input frequency range		5.15		5.825	GHz
Sr _f	Sensitivity					
	OFDM, 6 Mbps			-93		
	OFDM, 54 Mbps			-75		
	HT20, MCS0	See Note ⁵		-93		dBm
	HT20, MCS7			-72		
	HT40, MCS0			-87		
	HT40, MCS7			-67		
Rad _j	Adjacent channel rejection					
	OFDM, 6 Mbps			22		
	OFDM, 54 Mbps	See Note ⁶		9		dB
	HT20, MCS0			20		
	HT20, MCS7			19		

⁵Performance data are measured under dual chain operation.

⁶Performance data are measured under dual chain operation.

WLAN Transmitter Characteristics

Table 11: WLAN Transmitter Characteristics for 2.4 GHz Per Chain Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F _{tx}	Transmit output frequency range		2.412		2.484	GHz
P _{out}	Output power	See Note ⁷				
	11b mask compliant	1Mbps		18		dBm
	11g mask compliant	6Mbps		18		
	11g EVM compliant	54Mbps		15		
	11n HT20 mask compliant	MCS0		18		
	11n HT20 EVM compliant	MCS7		14		
	11n HT20 EVM compliant	MCS15		14		
AT _x	Transmit power accuracy at 18 dBm	-	-	+ 2.0		dB

Freq.	Mode/Rate (Mbps)	Output Power Per Chain (dBm)	Typical Current Consumption Single Chain (mA) ⁸	Max. Current Consumption Single Chain (mA) ⁸
2412MHz	1 Mbps	18dBm	420	560
	54 Mbps	15dBm	350	450
	HT20 MCS7	14dBm	340	420
2442MHz	1 Mbps	18dBm	420	560
	54 Mbps	15dBm	350	450
	HT20 MCS7	14dBm	340	420
2472MHz	1 Mbps	18dBm	420	560
	54 Mbps	15dBm	350	450
	HT20 MCS7	14dBm	340	420

Table 12: WLAN Transmitter Characteristics for 5 GHz Per Chain Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Ftx	Transmit output frequency range		5.15		5.925	GHz
Pout	Output power	See Note ³				
	11a mask compliant	6Mbps		18		dBm
	11a EVM compliant	54Mbps		15		
	11n HT20 mask compliant	MCS0		18		
	11n HT20 EVM compliant	MCS7		14		
	11n HT20 EVM compliant	MCS15		14		
	11n HT40 mask compliant	MCS0		15		
	11n HT40 EVM compliant	MCS7		12		
	11n HT40 EVM compliant	MCS15		12		
ATx	Transmit power accuracy at 18dBm	-	-	+ 2.0		dB

Freq.	Mode/Rate [Mbps]	Output Power Per Chain [dBm]	Typical Current Consumption Single Chain (mA) ⁸	Max. Current Consumption Single Chain (mA) ⁸
5180MHz	54 Mbps	15 dBm	490	590
	HT20 MCS7	14 dBm	450	560
	HT40 MCS7	12 dBm	470	540
5500MHz	54 Mbps	15 dBm	490	590
	HT20 MCS7	14 dBm	450	560
	HT40 MCS7	12 dBm	470	540
5825MHz	54 Mbps	15 dBm	490	590
	HT20 MCS7	14 dBm	450	560
	HT40 MCS7	12 dBm	470	540

⁷Performance data are measured under single chain operation.

Note: Final TX power values on each channels are limited by the regulatory certification test limit.

Note: 2.4GHz does not support HT40 operation, only 5GHz support HT40 operation.

BLUETOOTH RADIO CHARACTERISTICS

Table 13 through Table 14 describe the basic rate transmitter performance, enhanced data transmitter performance, basic rate receiver performance, enhanced rate receiver performance, and current consumption conditions at 25°C.

Table 13: Basic Rate Transmitter Performance Temperature at 25°C (3.3V)

Test Parameter	Min	Typ	Max	BT Spec.	Unit
Maximum RF Output Power	2	6	—	−6 to +10	dBm
Frequency Range	2.4	—	2.4835	$2.4 \leq f \leq 2.4835$	GHz
20 dB Bandwidth	—	925	—	≤ 1000	KHz
Adjacent Channel TX Power $F = F_0 + 2$ MHz	—	−36	—	≤ -20	dBm
Adjacent Channel TX Power $F = F_0 + 3$ MHz	—	−42	—	≤ -40	dBm
Δf_{1avg} Maximum Modulation	140	165	175	$140 < \Delta f_{1avg} < 175$	KHz
Δf_{2max} Minimum Modulation	—	135	—	≥ 115	KHz
$\Delta f_{2avg}/\Delta f_{1avg}$	—	0.9	—	≥ 0.80	—
Initial Carrier Frequency	—	5	—	$\leq \pm 75$	KHz
Drift Rate	—	5	—	≤ 20	KHz/50 μ s
Drift (DH1 packet)	—	6	—	≤ 25	KHz
Drift (DH5 packet)	—	7	—	≤ 40	KHz

Table 14: Enhanced Data Rate Transmitter Performance 25°C (3.3V)

Test Parameter	Min	Typ	Max	BT Spec.	Unit
Relative Transmit Power	−1	3	6	−4 to +1	dBm
Max Carrier Frequency Stability wo	$\pi/4$ DQPSK	—	1	$\leq \pm 10$	KHz
	8 DPSK	—	1		
Max Carrier Frequency Stability wi	$\pi/4$ DQPSK	—	1	$\leq \pm 75$	KHz
	8 DPSK	—	1		
Max Carrier Frequency Stability w0+wi	$\pi/4$ DQPSK	—	2	$\leq \pm 75$	KHz
	8 DPSK	—	1.5		
RMS DEVM	$\pi/4$ DQPSK	—	6	≤ 20	%
	8 DPSK	—	6	≤ 13	%
Peak DEVM	$\pi/4$ DQPSK	—	16	≤ 35	%
	8 DPSK	—	15	≤ 25	%

Test Parameter		Min	Typ	Max	BT Spec.	Unit
99% DEVM	$\pi/4$ DQPSK	—	12	—	≤ 30	%
	8 DPSK	—	12	—	≤ 20	%
EDR Differential Phase Encoding		—	99	—	≥ 99	%
Adjacent Channel Power	$F \geq \pm 3\text{MHz}$	—	-60	—	< -40	dBm
	$F = \pm 2\text{MHz}$	—	-28	—	≤ -20	dBm
	$F = \pm 1\text{MHz}$	—	-32	—	≤ -26	dB

Table 15: Basic Rate Receiver Performance at 3.3V

Test Parameter		Min	Typ	Max	BT Spec.	Unit
Sensitivity	$\text{BER} \leq 0.1\%$	—	-84	-78	≤ -70	dBm
Maximum Input	$\text{BER} \leq 0.1\%$	-20	-10	—	≥ -20	dBm
Carrier-to-Interferer Ratio (C/I)	Co-Channel	—	—	11	11	
	Adjacent Channel ($\pm 1\text{MHz}$)	—	-4/-2	0	0	dB
	Second Adjacent Channel ($\pm 2\text{MHz}$)	—	-35/-28	-30	-30	dB
	Third Adjacent Channel ($\pm 3\text{MHz}$)	—	-42	-40	-40	dB
Maximum Level of Intermodulation Interferers		-39	-30	-	≥ -39	dBm

Table 16: Enhanced Data Rate Receiver Performance 3.3V

Test Parameter		Min	Typ	Max	Bluetooth Specification	Unit
Sensitivity ($\text{BER} \leq 0.01\%$)	8 DPSK	—	-76	-71	≤ -70	dBm
Maximum Input ($\text{BER} \leq 0.1\%$)	$\pi/4$ DQPSK	-20	—	—	≥ -20	dBm
	8 DPSK	-20	—	—	≥ -20	dBm
Co-Channel C/I ($\text{BER} \leq 0.1\%$)	$\pi/4$ DQPSK	—	10	13	$\leq \pm 13$	dB
	8 DPSK	—	18	20	$\leq \pm 20$	dB
Adjacent Channel C/I ($\text{BER} \leq 0.1\%$)	$\pi/4$ DQPSK	—	-9/-6	0	≤ 0	dB
	8 DPSK	—	-3/0	5	≤ 5	dB
Second Adjacent Channel C/I ($\text{BER} \leq 0.1\%$)	$\pi/4$ DQPSK	—	-42/-28	-30	≤ -30	dB
	8 DPSK	—	-28/-22	-25	≤ -25	dB
Third Adjacent Channel C/I ($\text{BER} \leq 0.1\%$)	$\pi/4$ DQPSK	—	-45	-40	≤ -40	dB
	8 DPSK	—	-39	-33	≤ -33	dB

SDIO TIMING REQUIREMENTS

The following figure (Figure 4) and table display SDIO default mode timing.




Figure 4: SDIO Default Mode Timing

Note: Timing is based on $CL \leq 40$ pF load on CMD and Data.

Table 17: SDIO Timing Requirements

Symbol	Parameter	Min.	Typ.	Max.	Unit
fPP	Frequency – Data Transfer mode	0	-	50	MHz
tWL	Clock low time	7	-	-	ns
tWH	Clock high time	7	-	-	ns
tTLH	Clock rise time	-	-	10	ns
tTHL	Clock low time	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
tISU	Input setup time	6	-	-	ns
tIH	Input hold time	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
tODLY	Output delay time – Data Transfer mode	0	-	14	ns

PIN DEFINITIONS

Pin #	Name	Type	Voltage Reference	Description	If Not Used
1	GND	-	-	Ground	GND
2	GND	-	-	Ground	GND
3	WIFI_RFKILL (GPIO-10)	I, PU	SDIO_IOVDD	Reserved for RF disable (RF Kill) feature. Active Low. Note: The current does not support it. # See Boot strap configuration.	N/C
4	XPABIAS51	O	VDDIO	Control signal for external 5GHz power amplifier Chain 1.	N/C
5	GND	-	-	Ground	GND
6	VDD33_FEM	Power	-	3.3V Power for FEM	3.3V
7	VDD33_FEM	Power	-	3.3V Power for FEM	3.3V
8	GND	-	-	Ground	GND
9	GND	-	-	Ground	GND
10	GND	-	-	Ground	GND
11	ANT_1 (Wi-Fi)	A_IO	-	WLAN antenna port (Chain 1)	50 Ω load
12	GND	-	-	Ground	GND
13	XPABIAS20	O	VDDIO	Control signal for external 2GHz power amplifier Chain 0.	N/C
14	BT_PCM_SYNC	I/O, PD	VDDIO	PCM interface synchronization control, input for slave, output for master, weak internal pull-down. High on reset, low after reset.	N/C
15	BT_PCM_BCLK	I/O, PD	VDDIO	PCM interface bit clock, input for slave, output for master, weak internal pull-down. High on reset, low after reset.	N/C
16	BT_PCM_IN	I, PD	VDDIO	PCM synchronous input, weak internal pull-down.	N/C
17	BT_PCM_OUT	O, PD	VDDIO	PCM synchronous output, weak internal pull-down.	N/C
18	XPABIAS50	O	VDDIO	Control signal for external 5GHz power amplifier Chain 1.	N/C
19	GND	-	-	Ground	GND
20	ANT_0 (Wi-Fi and BT)	A_IO	-	WLAN/BT antenna port (Chain 0)	50 Ω load
21	GND	-	-	Ground	GND
22	BT_PWD_L	I, PD	VDDIO	BT chip power-down control. Driving this pin active low to power down or to reset the BT chip. Has internal strong pull-down. Note: Should be low for at least 5 ms for chip reset.	10K PU

Pin #	Name	Type	Voltage Reference	Description	If Not Used
23	NC	-	-		N/C
24	CLK_32K	I	VDDIO	External 32.768KHz input for BT chip. It is must for BT chip to get deep sleep mode.	Must be used
25	BT_VDD	Power	-	BT core power supply input 3.3V	3.3V
26	GND	-	-	Ground	GND
27	BT_UART_RXD	I, PU	VDDIO	Bluetooth UART Serial Input	N/C
28	BT_UART_TXD	O, PU	VDDIO	Bluetooth UART Serial Output	N/C
29	BT_UART_CTS	I, PU	VDDIO	Clear-to-send signal for the Bluetooth UART interface, active low.	N/C
30	BT_UART_RTS	O, PU	VDDIO	Request-to-send signal for the Bluetooth UART interface, active low.	N/C
31	BT_WAKEUP_HOST	O	VDDIO	When BT wakes up from its deep sleep state, it sends an H pulse signal out to Host. Normally, it is Low state. Note: The current software does not support it.	N/C
32	GND	-	-	Ground	GND
33	VDDIO	Power	-	1.8 or 3.3V I/O power configuration. This is the reference voltage for all I/O signalling pins; it accepts 1.8V or 3.3V from the host.	1.8V or 3.3V
34	GND	-	-	Ground	GND
35	SDIO_CLK	I	VDDIO	SDIO Clock	N/C
36	GND	-	-	Ground	GND
37	SDIO_DATA_0	I/O	SDIO_IOVDD	SDIO Data 0, internal 10K pulled-up.	N/C
38	SDIO_DATA_1	I/O	SDIO_IOVDD	SDIO Data 1, internal 10K pulled-up.	N/C
39	SDIO_DATA_2	I/O	SDIO_IOVDD	SDIO Data 2. # See Boot strap configuration.	
40	SDIO_DATA_3	I/O	SDIO_IOVDD	SDIO Data 3, internal 10K pulled-up.	N/C
41	SD_CMD	I/O	SDIO_IOVDD	SDIO Command signal, # See Boot strap configuration.	
42	SDIO_IOVDD	Power	-	WLAN Host bust SDIO I/O power configuration either 1.8V or 3.3V	1.8V or 3.3V
43	AVDD_12	Power	-	WLAN internal analogy 1.2V input fed from switching regulator or external 1.2V DC supply	1.2V
44	DVDD_12	Power	-	WLAN internal analogy 1.2V input fed from switching regulator or external 1.2V DC supply	1.2V

Pin #	Name	Type	Voltage Reference	Description	If Not Used
45	VDD12_USB	Power	-	USB interface 1.2V input fed from switching regulator or external 1.2V DC supply. Note: When Wi-Fi run at USB interface, external 1.2V (400mA max) is required.	1.2V
46	VDD33_USB	Power	-	USB interface 3.3V input. Connect to 3.3V	3.3V
47	VDD12_PMU	Power output	-	On-Chip 1.2V switching regulator output. A 10uF 6.3V LOW ESR cap is must to connect to this pin as close as possible.	10uF
48	USB_D+	I/O	-	High speed serial interface, positive input for USB2.0.	N/C
49	USB_D-	I/O	-	High speed serial interface, negative input for USB2.0. Strobe line for HSIC mode	N/C
50	GND	-	-	Ground	GND
51	WLAN_PWD_L	I, PD	SDIO_IOVDD	WLAN Power down, active low, external 10K pull up is required. (0= power down, 1=WLAN awake) Negation samples boot strap pin for SDIO interface mode	10K, PU
52	WLAN_TDO	-	SDIO_IOVDD	Pull High for SDIO Pull Low for USB # See Boot strap configuration.	
53	AR6004_GPIO38	I/O	VDDIO	Reserved for LTE coexistence; Reserved for WiFi LED indicator, Active High. (Not support Now)	N/C
54	LTE_COEX3	-	VDDIO	Reserved for LTE coexistence	N/C
55	LTE_ACTIVE	-	VDDIO -	Reserved for LTE coexistence	N/C
56	LTE_FRAME_SYNC	-	VDDIO -	Reserved for LTE coexistence	N/C
57	VDD33	Power	-	3.3V Power	3.3V
58	VDD33	Power	-	3.3V Power	3.3V
59	GND	-	-	Ground	GND
60	WAKE_ON_WLAN	O, PD	SDIO_IOVDD	Reserved for Wake-ON-Wireless (WOW) LAN, WLAN output signal to wake up host, active Low and need external 10K pull up. Note: The current software does not support it.	10K,PU
61	DEBUG_UART_TXD	O	SDIO_IOVDD	WLAN debugging UART TXD (GPIO_11) # See Boot strap configuration.	
62	WCN_PRIORITY	-	-	Reserved for LTE coexistence	N/C
63	GND	-	-	Ground	GND

Pin #	Name	Type	Voltage Reference	Description	If Not Used
64	XPABIAS21	O	VDDIO	Control signal for external 2GHz power amplifier Chain 1.	N/C
65-80	GND	-	-	Thermal Ground Pad (Important for RF performance and thermal dissipation; please flow the reference design)	GND

Integration Considerations

The following Wi-Fi information should be taken into consideration when integrating the SSD50NBT:

- When WLAN is communicating via the **SDIO** bus, the internal switch regulator (1.2V out) can be used to power SSD50NBT itself. **Pin-47** (VDD12_PMU) of SSD50NBT is the internal PMU output pin that generates 1.2V to provide to AVDD12 (**pin-43**), DVDD12 (**pin-44**), and AVDD12_USB (**pin-45**).
- When WLAN is communicating via the **USB** bus, an external 1.2 V (maximum rating 400 mA) is needed for to AVDD12 (**pin-43**), DVDD12 (**pin-44**), and AVDD12_USB (**pin-45**). This is due to insufficient power from internal PMU.
- No matter WLAN is running at SDIO or USB bus, a 10uF, 6.3V low ESR capacitor is always needed directly on **pin-47** (VDD12_PMU) as close as possible to the pin.

BOOT STRAPS OPTIONS FOR WI-FI INTERFACE

SSD50NBT provides either SDIO or USB interface for WLAN connection. It is configured per the table below

Table 18: Wi-Fi interface configuration table

Pin No.	Pin Name	SDIO 2.0	USB 2.0	Note
41	SD_CMD	H	L	-
39	SDIO_DATA_2	H	L	-
38	SDIO_DATA_1	H	H	10K Ω Pull High to Avoid Booting into test mode. Note: It is implemented inside the SSD50NBT. No external pull "H" is needed.
3	GPIO_10	L	L	10K Ω Pull "L" to Avoid leakage.
61	DEBUG_UART_TXD	N/C	H	No connection at SDIO bus.
52	WLAN_TDO	H	L	10K Ω Pull "H" to Avoid leakage. Only SDIO




Figure 5: Setting when using USB interface




Figure 6: Setting when using SDIO interface

MECHANICAL SPECIFICATIONS

Module dimensions of SSD50NBT are 15 x 15 x 2.5 mm. Detail drawings are shown in Figure 7.




Figure 7: Module dimension of SSD50NBT

Note: The Wi-Fi MAC address is located on the product label. The BT MAC address is always be numerically subsequent to the Wi-Fi MAC address. Therefore, the BT MAC address is Wi-Fi MAC address plus one.





Figure 8: Pad dimensions and pin numbers



Recommend minimal via size and placement for grounding and thermal dissipation. Please double the ground via number when using laser via on HID process. More ground via and using 1-oz copper is recommended in our design to get better thermal dissipation.

Note: When soldering, the stencil thickness should be ≥ 0.1 mm.

RF LAYOUT DESIGN GUIDELINES

The following is a list of RF layout design guidelines and recommendation when installing a Laird radio into your device.

- Do not run antenna cables directly above or directly below the radio.
- Do not place any parts or run any high speed digital lines below the radio.

- If there are other radios or transmitters located on the device (such as a Bluetooth radio), place the devices as far apart from each other as possible. Also, make sure there are at least 25 dB isolation between Bluetooth antenna and Wi-Fi antenna.
- Ensure that there is the maximum allowable spacing separating the antenna connectors on the Laird radio from the antenna. In addition, do not place antennas directly above or directly below the radio.
- Laird recommends the use of a double shielded cable for the connection between the radio and the antenna elements.
- Be sure to put the capacitor on the power pin as close as possible to reduce the radiation issue.
- Use proper electro-static-discharge (ESD) procedures when installing the Laird radio module.
- In order to get maximum throughput when operate at MIMO 2x2, two antennas with at least 25 dB isolation is recommended.
- To avoid negatively impacting TX power and receiver sensitivity, do not cover the antennas with metallic objects or components.

RECOMMENDED STORAGE, HANDLING, BAKING, AND REFLOW PROFILE

Required Storage Conditions

Prior to Opening the Dry Packing

The following are required storage conditions **prior to opening the dry packing**:

- Normal temperature: 5~40°C
- Normal humidity: 80% (Relative humidity) or less
- Storage period: One year or less

Note: Humidity means Relative Humidity.

After Opening the Dry Packing

The following are required storage conditions **after opening the dry packing** (to prevent moisture absorption):

- Storage conditions for one-time soldering:
 - Temperature: 5~25°C
 - Humidity: 60% or less
 - Period: 48 hours or less after opening
- Storage conditions for two-time soldering

Storage conditions following opening and prior to performing the 1st reflow:

- Temperature: 5~25°C
- Humidity: 60% or less
- Period: 48 hours or less after opening

Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow

- Temperature: 5~25°C
- Humidity: 60% or less
- Period: 48 hours or less after completion of the 1st reflow


Temporary Storage Requirements after Opening

The following are temporary storage requirements after opening:

- Only re-store the devices *once* prior to soldering.
- Use a dry box or place desiccant (with a blue humidity indicator) with the devices and perform dry packing again using heat-sealing.

The following indicate the required storage period, temperature, and humidity for this temporary storage:

Storage temperature and humidity



Storage period

- X1+X2 – Refer to [After Opening the Dry Packing](#) storage requirements.
- Y – Two weeks or less.

Baking Conditions

Baking conditions and processes for the SSD50NBT follow the J-STD-033 standard which includes the following:

- The calculated shelf life in a sealed bag is 12 months at <40°C and <90% relative humidity.
- Once the packaging is opened, the SiP must be mounted (according to MSL3/Moisture Sensitivity Level 3) within 168 hours at <30°C and <60% relative humidity.
- If the SiP is not mounted within 168 hours or if, when the packaging is opened, the humidity indicator card displays >10% humidity, then the product must be baked for 48 hours at 125°C (±5°C).

Surface Mount Conditions


The following soldering conditions are recommended to ensure device quality.

Soldering

Note: When soldering, the stencil thickness should be ≥ 0.1 mm.

Convection reflow or IR/Convection reflow (one-time soldering or two-time soldering in air or nitrogen environment)

- Measuring point – IC package surface
- Temperature profile:



Ramp-up : 40 - 130 deg. Less than 2.5 deg./sec

Pre heat : 130 - 180 deg. 60 - 120 sec , 180 deg. MAX

Ramp-up : 180 - 220 deg. Less than 3 deg./sec

Peak Temperature : MAX 250 deg.

225 deg. ~ 250 deg. , 30 ~ 50 sec

Ramp-down : Less than 3 deg./sec

Figure 9: Temperature Profile

Cautions When Removing the SIP from the Platform for RMA

- Bake the platform before remove the SIP from the platform. Reference baking conditions.
- Remove the SIP by using a hot air gun. This process should be carried out by a skilled technician.


Suggestion conditions:

- One-side component platform:
 - Set the hot plate at 280 °C.
 - Put the platform on the hot plate for 8~10 seconds.
 - Remove the SIP from platform.




Two-side components platform:

- Use two hot air guns
- On the bottom side, use a pre-heated nozzle (temperature setting of 200~250 °C) at a suitable distance from the platform PCB.
- On the top side, apply a remove nozzle (temperature setting of 330 °C). Heat the SIP until it can be removed from platform PCB.




Remove the residue solder under the bottom side of SIP.



(Not accepted for RMA)

SIP with residue solder on the bottom



(Accepted for RMA analysis)

SIP without residue solder on the bottom

Remove and clean the residue flux if needed.

Precautions for Use

- Opening/handling/removing must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- The devices should be mounted within one year of the date of delivery.

REGULATORY

Certified Antennas

Model	Type	Connector	2400~2483.5MHz
			5150~5250MHz 5250~5350MHz 5470~5725MHz 5725~5850MHz
Laird MAF94051	Dipole	RP-SMA	2.1 dBi (2.4-2.5 GHz), 2.4 dBi (4.9 GHz) 2.6 dBi (5.25 GHz), 3.4 dBi (5.875 GHz)
Laird/NanoBlade-IP04	PCB Dipole	IPEX MHF	2 dBi (2.4-2.5 GHz), 3.9 dBi (5.15-5.35 GHz), 4 dBi (5.6 GHz)
Laird/MAF95310 Mini Nano Blade Flex	PCB Dipole	IPEX MHF	2.79 dBi (2.4 GHz), 3.38 dBi (5 GHz)
Laird/NanoBlue-IP04	PCB Dipole	IPEX MHF	2 dBi (2.4 GHz only)
Ethertronics/WLAN_1000146	Isolated Magnetic Dipole	IPEX MHF	2.5 dBi (2.390-2.490 GHz), 3.5 dBi (4.900-5.100, 5.150-5.350, 5.70-5.900 GHz)

FCC AND IC REGULATORY

Model	US/FCC	CANADA/IC
SSD50NBT	SQG-SSD50NBT	3147A-SSD50NBT

The SSD50NBT has been designed to pass certification with the antenna listed below. The required antenna impedance is 50 ohms.

Model	Type	Connector	Peak gain (dBi)				
			2400~2483.5 MHz	5150~5250 MHz	5250~5350 MHz	5470~5725 MHz	5725~5850 MHz
Laird MAF94051	Dipole	RP-SMA	2.1 dBi	2.4 dBi	2.6 dBi	3.4 dBi	
Laird NanoBlade-IP04	PCB Dipole	IPEX MHF	2 dBi	3.9 dBi		4 dBi	
Laird MAF95310 Mini NanoBlade Flex	PCB Dipole	IPEX MHF	2.79 dBi	3.38 dBi			
Laird NanoBlue-IP04	PCB Dipole	IPEX MHF	2dBi	—			

Model	Type	Connector	Peak gain (dBi)				
			2400~2483.5 MHz	5150~5250 MHz	5250~5350 MHz	5470~5725 MHz	5725~5850 MHz
Ethertronics WLAN_1000146	Isolated Magnetic Dipole	IPEX MHF	2.5dBi	3.5 dBi			

FCC

Federal Communication Commission Interference Statement

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

FCC Caution:

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment.

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Important Note:

Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator and your body.

This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

Country Code selection feature to be disabled for products marketed to the US/Canada.

This device is intended only for OEM integrators under the following conditions:

1. The antenna must be installed such that 20 cm is maintained between the antenna and users, and
2. The transmitter module may not be co-located with any other transmitter or antenna,
3. For all products market in US, OEM has to limit the operation channels in CH1 to CH11 for 2.4G band by supplied firmware programming tool. OEM shall not supply any tool or info to the end-user regarding to Regulatory Domain change.

As long as the three conditions above are met, further **transmitter** testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Important Note:

In the event that these conditions **cannot be met** (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID **cannot** be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

End Product Labeling

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: **Contains FCC ID: SQG-SSD50NBT**.

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

Industry Canada

Industry Canada Statement

This device complies with Industry Canada's license-exempt RSSs. Operation is subject to the following two conditions:

- This device may not cause interference; and
- This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- l'appareil ne doit pas produire de brouillage;
- l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

This radio transmitter (IC: 3147A-SSD50NBT) has been approved by Industry Canada to operate with the antenna types listed below with the maximum permissible gain indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

Le présent émetteur radio (IC: 3147A-SSD50NBT) a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés ci-dessous et ayant un gain admissible maximal. Les types d'antenne non inclus dans cette liste, et dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur.

Antenna Information

Model	Type	Connector	Peak gain (dBi)				
			2400~2483.5 MHz	5150~5250 MHz	5250~5350 MHz	5470~5725 MHz	5725~5850 MHz
Laird MAF94051	Dipole	RP-SMA	2.1 dBi	2.4 dBi	2.6 dBi	3.4 dBi	
Laird NanoBlade-IP04	PCB Dipole	IPEX MHF	2 dBi	3.9 dBi		4 dBi	
Laird MAF95310 Mini NanoBlade Flex	PCB Dipole	IPEX MHF	2.79 dBi	3.38 dBi			
Laird NanoBlue-IP04	PCB Dipole	IPEX MHF	2dBi	—			
Ethertronics WLAN_1000146	Isolated Magnetic Dipole	IPEX MHF	2.5dBi	3.5 dBi			

Caution:

- (i) The device for operation in the band 5150–5250 MHz is only for indoor use to reduce the potential for harmful interference to co-channel mobile satellite systems;
- (ii) For devices with detachable antenna(s), the maximum antenna gain permitted for devices in the bands 5250-5350 MHz and 5470-5725 MHz shall be such that the equipment still complies with EIRP limit;
- (iii) For devices with detachable antenna(s), the maximum antenna gain permitted for devices in the band 5725-5850 MHz shall be such that the equipment still complies with the EIRP limits specified for point-to-point and non-point-to-point operation as appropriate; and

Operations in the 5.25-5.35GHz band are restricted to indoor usage only.

Avertissement:

- (i) les dispositifs fonctionnant dans la bande de 5150 à 5250MHz sont réservés uniquement pour une utilisation à l'intérieur afin de réduire les risques de brouillage préjudiciable aux systèmes de satellites mobiles utilisant les mêmes canaux;
- (ii) pour les dispositifs munis d'antennes amovibles, le gain maximal d'antenne permis pour les dispositifs utilisant les bandes de 5250 à 5350MHz et de 5470 à 5725 MHz doit être conforme à la limite de la p.i.r.e;
- (iii) pour les dispositifs munis d'antennes amovibles, le gain maximal d'antenne permis (pour les dispositifs utilisant la bande de 5725 à 5850 MHz) doit être conforme à la limite de la p.i.r.e. spécifiée pour l'exploitation point à point et l'exploitation non point à point, selon le cas;

Les opérations dans la bande de 5.25-5.35GHz sont limitées à un usage intérieur seulement.

Radiation Exposure Statement

This equipment complies with Canada radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator and your body.

Déclaration d'exposition aux radiations

Cet équipement est conforme Canada limites d'exposition aux radiations dans un environnement non contrôlé. Cet équipement doit être installé et utilisé à distance minimum de 20cm entre le radiateur et votre corps.

This device is intended only for OEM integrators under the following condition:

- The transmitter module may not be co-located with any other transmitter or antenna.

As long as the condition above is met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes:

- Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 1 condition ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

Important Note:

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the Canada authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

Note Importante:

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

End Product Labeling

The final end product must be labeled in a visible area with the following: **Contains IC: 3147A-SSD50NBT.**

Plaque signalétique du produit final

Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: **Contient des IC: 3147A-SSD50NBT.**

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

Manuel d'information à l'utilisateur final

L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module.

Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.

EUROPEAN UNION REGULATORY

The SSD50NBT has been tested for compliance with relevant standards for the EU market. SSD50NBT module was tested with antennas listed below.

Model	Type	Connector	2400~2483.5MHz
			5150~5250MHz 5250~5350MHz 5470~5725MHz 5725~5850MHz
Laird MAF94051	Dipole	RP-SMA	2.1 dBi (2.4-2.5 GHz), 2.4 dBi (4.9 GHz) 2.6 dBi (5.25 GHz), 3.4 dBi (5.875 GHz)
Laird/NanoBlade-IP04	PCB Dipole	IPEX MHF	2 dBi (2.4-2.5 GHz), 3.9 dBi (5.15-5.35 GHz), 4 dBi (5.6 GHz)
Laird/MAF95310 Mini Nano Blade Flex	PCB Dipole	IPEX MHF	2.79 dBi (2.4 GHz), 3.38 dBi (5 GHz)
Laird/NanoBlue-IP04	PCB Dipole	IPEX MHF	2 dBi (2.4 GHz only)
Ethertronics/WLAN_1000146	Isolated Magnetic Dipole	IPEX MHF	2.5 dBi (2.390-2.490 GHz), 3.5 dBi (4.900-5.100, 5.150-5.350, 5.70-5.900 GHz)

The OEM should consult with a qualified test house before entering their device into an EU member country to make sure all regulatory requirements have been met for their complete device.

Reference the Declaration of Conformities listed below for a full list of the standards that the modules were tested to. Test reports are available upon request.

EU DECLARATIONS OF CONFORMITY

SSD50NBT

Manufacturer:	Laird
Product:	SSD50NBT
EU Directive:	RTTE 1995/5/EC
Conformity Assessment:	Annex IV

Reference standards used for presumption of conformity:

Article Number	Requirement	Reference standard(s)
3.1a	Health and Safety	EN60950-1:2006+A11:2009+A1:2010+A12:2011
3.1b	Protection requirements with respect to electromagnetic compatibility	EN 301 489-1 V1.9.2 (2011-09)
		EN 301 489-17 V2.2.1 (2012-09)
		Emissions: EN55022:2006/A1:2007 (Class B)
		Immunity: EN61000-4-2:2009 EN61000-4-3:2006/A1:2008/A2:2010

Article Number	Requirement	Reference standard(s)
3.2	Means of the efficient use of the radio frequency spectrum	EN 300 328 V1.8.1 (2012-06) EN 301 893 v1.8.1

ORDERING INFORMATION

Part Number	Description
SSD50NBT	2X2 802.11 a/b/g/n with BT4.0 dual mode module.

General Comments

This is a preliminary datasheet. Please check with Laird for the latest information before commencing a design. If in doubt, ask.

 Česky [Czech]	[<i>Jméno výrobce</i>] tímto prohlašuje, že tento [<i>typ zařízení</i>] je ve shodě se základními požadavky a dalšími příslušnými ustanoveními směrnice 1999/5/ES.
 Dansk [Danish]	Undertegnede [<i>fabrikantens navn</i>] erklærer herved, at følgende udstyr [<i>udstyrets typebetegnelse</i>] overholder de væsentlige krav og øvrige relevante krav i direktiv 1999/5/EF.
 Deutsch [German]	Hiermit erkläre [<i>Name des Herstellers</i>], dass sich das Gerät [<i>Gerätetyp</i>] in Übereinstimmung mit den grundlegenden Anforderungen und den übrigen einschlägigen Bestimmungen der Richtlinie 1999/5/EG befindet.
 Eesti [Estonian]	Käesolevaga kinnitab [<i>tootja nimi = name of manufacturer</i>] seadme [<i>seadme tüüp = type of equipment</i>] vastavust direktiivi 1999/5/EÜ põhinõuetele ja nimetatud direktiivist tulenevatele teistele asjakohastele sätetele.
 English	Hereby, [<i>name of manufacturer</i>], declares that this [<i>type of equipment</i>] is in compliance with the essential requirements and other relevant provisions of Directive 1999/5/EC.
 Español [Spanish]	Por medio de la presente [<i>nombre del fabricante</i>] declara que el [<i>clase de equipo</i>] cumple con los requisitos esenciales y cualesquiera otras disposiciones aplicables o exigibles de la Directiva 1999/5/CE.
 Ελληνική [Greek]	ΜΕ ΤΗΝ ΠΑΡΟΥΣΑ [<i>name of manufacturer</i>] ΔΗΛΩΝΕΙ ΟΤΙ [<i>type of equipment</i>] ΣΥΜΜΟΡΦΩΝΕΤΑΙ ΠΡΟΣ ΤΙΣ ΟΥΣΙΩΔΕΙΣ ΑΠΑΙΤΗΣΕΙΣ ΚΑΙ ΤΙΣ ΛΟΙΠΕΣ ΣΧΕΤΙΚΕΣ ΔΙΑΤΑΞΕΙΣ ΤΗΣ ΟΔΗΓΙΑΣ 1999/5/EK.
 Français [French]	Par la présente [<i>nom du fabricant</i>] déclare que l'appareil [<i>type d'appareil</i>] est conforme aux exigences essentielles et aux autres dispositions pertinentes de la directive 1999/5/CE.
 Italiano [Italian]	Con la presente [<i>nome del costruttore</i>] dichiara che questo [<i>tipo di apparecchio</i>] è conforme ai requisiti essenziali ed alle altre disposizioni pertinenti stabilite dalla direttiva 1999/5/CE.
Latviski [Latvian]	Aršo [<i>name of manufacturer /izgataivotājanosaukums</i>] deklarē, ka [<i>type of equipment / iekārtas tips</i>] atbilst Direktīvas 1999/5/EK būtiskajām prasībām un citiemar to saistītajiem noteikumiem.
Lietuvių [Lithuanian]	Šiuo [<i>manufacturer name</i>] deklaruoją, kad šis [<i>equipment type</i>] atitinka esminius reikalavimus ir kitas 1999/5/EB Direktyvos nuostatas.
 Nederlands [Dutch]	Hierbij verklaart [<i>naam van de fabrikant</i>] dat het toestel [<i>type van toestel</i>] in overeenstemming is met de essentiële eisen en de andere relevante bepalingen van richtlijn 1999/5/EG.
 Malti [Maltese]	Hawnhekk, [<i>isem tal-manifattur</i>], jiddikjara li dan [<i>il-mudel tal-prodott</i>] jikkonforma mal-htigijiet essenzjali u ma provvedimenti oħrajn rilevanti li hemm fid-Dirrettiva 1999/5/EC.

 Magyar [Hungarian]	Alulírott, <i>[gyártó neve]</i> nyilatkozom, hogy a <i>[... típus]</i> megfelel a vonatkozó alapvető követelményeknek és az 1999/5/EC irányelv egyéb előírásainak.
 Polski [Polish]	Niniejszym <i>[nazwa producenta]</i> oświadczam, że <i>[nazwa wyrobu]</i> jest zgodny z zasadniczymi wymogami oraz pozostałymi stosownymi postanowieniami Dyrektywy 1999/5/EC.
 Português [Portuguese]	<i>[Nome do fabricante]</i> declara que este <i>[tipo de equipamento]</i> está conforme com os requisitos essenciais e outras disposições da Directiva 1999/5/CE.
 Slovensko [Slovenian]	<i>[Ime proizvajalca]</i> izjavlja, da je ta <i>[tip opreme]</i> v skladu z bistvenimi zahtevami in ostalimi relevantnimi določili direktive 1999/5/ES.
Slovensky [Slovak]	<i>[Menovýrobcu]</i> týmto vyhlasuje, že <i>[typzariadenia]</i> spĺňa základné požiadavky a všetky príslušné ustanovenia Smernice 1999/5/ES.
 Suomi [Finnish]	<i>[Valmistaja = manufacturer]</i> vakuuttaa täten että <i>[type of equipment = laitteen tyyppimerkintä]</i> tyyppinen laite on direktiivin 1999/5/EY oleellisten vaatimusten ja sitä koskevien direktiivin muiden ehtojen mukainen.
 Svenska [Swedish]	Härmed intygar <i>[företag]</i> att denna <i>[utrustningstyp]</i> står i överensstämmelse med de väsentliga egenskapskrav och övriga relevanta bestämmelser som framgår av direktiv 1999/5/EG.

Labeling Requirements

The final end product must be labeled in a visible area with the following notice:

