

Chopin Tune Up Procedures

Copyright Statement

Copyright 2002 by Chi Mei Communication Systems, Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Chi Mei Communication Systems, Inc.

Disclaimer


Chi Mei Communication Systems, Inc. makes no representations or warranties, either expressed or implied, with respect to the contents hereof and specifically disclaims any warranties, merchantability or fitness for any particular purpose. Further, Chi Mei Communication Systems, Inc. reserves the right to revise this publication and to make changes from time to time in the contents hereof without obligation of Chi Mei Communication Systems, Inc. to notify any person of such revision or changes.

ALL INFORMATION IS PROVIDED BY CMCS ON AN "AS IS" BASIS ONLY. CMCS PROVIDES NO REPRESENTATIONS AND WARRANTIES, EXPRESS OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY AND NONINFRINGEMENT.



History

1 RF Functional Descriptions



The whole RF block includes RF transceiver, LDO, T/R switch, PA controller, and TCXO. We used the 13MHz TCXO for system internal clock.

The RF transceiver is a highly integrated device for GSM or GPRS applications. It includes receiver, transmitter and synthesizer features in single chip.


The transmit path implements an offset phase lock loop with fully integrated transmit VCO. It consists of an I/Q modulator, phase-frequency detector (PFD), charge pump, mixer, programmable divider, and high power transmit VCO. The I,Q signal from baseband passed into the modulator and through OPLL architecture of TX path, we can get GMSK modulated signal from TXVCO output. Then triple band PA amplifies the signal and we use the PA controller to control the specified output power level.

2 Synthesizer Electrical Characteristics


2.1 Introduction

The transceiver IC includes a single integrated fractional-N synthesizer, and a integrated frequency translation loop in the transmit path.

The fractional-N synthesizer can phase lock the local oscillator used in both the transmit and the receive path to a precision frequency reference source, TCXO. It contains a fast phase frequency detector, charge pump, high frequency prescaler, divider, and fully integrated wideband Ultra High Frequency(UHF) VCO. Fractional-N operation offers low phase noise and fast settling times, allowing for multiple slot applications such as GPRS.



The frequency translation loop can minimize the post-PA filtering requirements and provide high output spectral purity. It contains a Phase Frequency Detector(PFD), charge pump, mixer, modulator, two programmable dividers, and two integrated high power transmit Voltage Controlled Oscillators (VCOs).



2.2 Synthesizer electrical characteristics

The frequency synthesizer are controlled by a 3-wire input signals CLK, DATA, and LE . The division ratios and charge pump currents in the fractional-N (SX Register1 & SX Register2) and translation loop (RX/TX Control Register) can be programmed using 24-bit words.

Rx section:	Channel	Rx Freq.	LO Freq.
GSM Band	62	947.4MHz	1421.1MHz
DCS Band	697	1842.2MHz	1381.65MHz
PCS Band	660	1959.8MHz	1469.85MHz

Tx section:	Channel	Tx Freq.	LO Freq.(U201 pin53, pin54)
GSM Band	62	902.4MHz	1489MHz
DCS Band	700	1747.8MHz	1388MHz
PCS Band	660	1879.8MHz	1492.8MHz