

DOC. NAME

DQ_V1.2 Circuit Diagram

DOC. NUMBER

SHEET 1 OF 4

DRWN J.W.Hwang

DATE 2003 07 31

CHKD


APRD

REF

MAN

ISSUE V1.2(DS0307070)

CONTENT



DOC. NAME	DQ_V1.2 Circuit Diagram	DOC. NUMBER	SHEET 3 OF 4
DRWN	J.W.Hwang		
DATE	2003 07 31		
CHKD			
APRD			
REF			
MAN			
ISSUE	V1.2(DS0307070)		
CONTENT			

The diagram illustrates the electrical schematic for the DQ_V1.2 circuit. It features a central microcontroller, the RTL8151BL, which is interfaced with various external components. Power is supplied via 3.3V and 5V rails, with decoupling capacitors (C43, C42, C45, C44, C48, C49, C46, C47, C43, C42, C45, C44, C48, C49, C46, C47) ensuring stable operation. Signal lines for TXD, RXD, MDC, and MDIO are shown, along with a detailed pinout for the microcontroller. The circuit also includes an optional debug port and various passive components like resistors (R63, R6, R47, R48, R49, R56, R57, R54, R53, R52, R50, R60, R61, R59, R58, R62, R70, R69, R71, R68, R73, R75, R72, R74) and capacitors (C43, C42, C45, C44, C48, C49, C46, C47, C43, C42, C45, C44, C48, C49, C46, C47).

Netus Technologies

NETUS Proprietary NETUS<20>-A-2012

