





DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number		Sheet 2 OF 7
				DRWN I.H.KIM
				DATE 2001-06-11
				CHKD
				APED
				ISSUE 1.0
				CONTENT
	 The diagram illustrates the hardware connections for two memory components. On the left, the FLASH MEMORY (SST36VF160, TSOP48, FULL) is connected to a 3V supply and ground. Its pins are configured for address (LA 9:30), data (LD 8:31), and control signals (GPL0, GPL3, GPL2, GPL1, CS1, CLKOUT, WE3, WE2, WE1, WE0). On the right, the SDRAM (K45643212E, TSOP2, 4096, 86) is similarly connected to 3V and ground, with its pins mapped for address, data, and control signals. A central 3V supply line connects the two components. Various capacitors (e.g., 0.1uF, 0.01uF) are shown connected to the power and ground pins of the memory chips.			MMC


DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number		Sheet 3 OF 7
				DRWN I.H.KIM
				DATE 2001-06-11
				CHKD
				APED
				ISSUE 1.0
				CONTENT
	 The RS232C diagram shows a MAX232C chip connected to a 3V supply and a DB9 connector. The ETHER NET diagram shows an LXT905LC chip connected to VCC, ground, and an RJ-45 connector. A LAN LINK LED is also shown.			
	MMC			

DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number	Sheet 4 OF 7
			DRWN I.H.KIM
			DATE 2001-06-11
			CHKD
			APED
			ISSUE 1.0
			CONTENT
			MMC

DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number	Sheet 5 OF 7
PCMCIA I/F Ver1			DRWN I.H.KIM
			DATE 2001-06-11
			CHKD
			APED
			ISSUE 1.0
			CONTENT
			MMC

DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number		Sheet 6 OF 7
 				DRWN I.H.KIM
				DATE 2001-06-11
				CHKD
				APED
				ISSUE 1.0
				CONTENT
				MMC

DOC.NAME	11M_ACCESS Circuit Diagram	DOC. Number		Sheet 7 OF 7
				DRWN I.H.KIM
				DATE 2001-06-11
				CHKD
				APED
				ISSUE 1.0
				CONTENT
				</



CC&C Proprietary Do not copy

CC&C TECHNOLOGY CO. LTD.			
Rev	Document Number		Rev
C	MEAN, RFLSCH		
Date	Monday, September 14, 1988	Sheet	1 of 1

