










Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3	ADC2		
Date:		Thursday, July 10, 2014	Sheet 1 of 1




12V
MAX1800mA




Title			COST_DOWN_DIF	
Size	Document	Number	Rev	
A3	POWER_TREE			
Date:		Thursday, July 10, 2014	Sheet	2 of 19





Title		
COST_DOWN_DIF		
Size	Document Number	Rev
A4	FPGA_2V5	
Date:	Thursday, July 10, 2014	Sheet 3 of 19




Title		
COST_DOWN_DIF		
Size	Document Number	Rev
A4	FPGA_1V1	
Date:	Thursday, July 10, 2014	Sheet 4 of 19
















Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3	DAC2		
Date:		Thursday, July 10, 2014	Sheet 9 of 19





Title			
COST_DOWN_DIF			
Size	Document	Number	Rev
A3		NCUI00	
Date: Thursday, July 10, 2014			
Sheet 10 of 19			













Title <Title>				
Size A3	Document Number <Doc>			Rev
Date:	Thursday, July 10, 2014	Sheet	3 of 5	




















File	<Title>
Size	Document Number
Date	<Doc>
Thursday, July 10, 2014	Sheet 5 of 5




Title			
<Title>			
Size	Document	Number	Rev
A4	<Doc>		
Date:	Thursday, July 10, 2014		Sheet 24 of 88








Title	ADC2
Size	C
Document Number	<Doc>
Date	Thursday, May 10, 2014
Sheet	2 of 18





Title			
DAC2			
Size	Document	Number	Rev
C		<Doc>	
Date:	Thursday, July 10, 2014		Sheet 5 of 18


5

4


3

2


1



xc6v



xc6v




xc6v


B12

VCC2V5

cizhu



xc6v








VCC2V5



VCC2V5

VAA5V



Title			
FPGA_BANK14/15/16			
Size	Document Number		Rev
B	<Doc>		
Date:	Thursday, July 10, 2014	Sheet	6 of 18


5


4

3


2

1









Title			FPGA_BANK34/35/36
Size	Document	Number	Rev
B	<Doc>		
Date:	Thursday, July 10, 2014	Sheet	8 of 18




Title		
FPGA_CONFIG		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 9 of 18




U42M




U42N





U42O




Title		
FPGA_SERDES		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 11 of 18




Title		
IF_OUT		
Size	Document Number	Rev
B	<Doc>	
Date:	Thursday, July 10, 2014	Sheet 12 of 18



Title			
POWER_SUPPLY2			
Size C	Document Number <Doc>	Rev	
Date: Thursday, July 10, 2014	Sheet 15 of 18		





Title			Single system CPU&POW	
Size	Document Number			Rev
A3				V01
Date:	Thursday, July 10, 2014			Sheet 1 of 8

