

NOTE: C2 IS STRAY CAPACITANCE BETWEEN LINE SECTIONS.

REV	ECO	DATE	APV
-----	-----	------	-----



THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.

MATERIAL


— — — —

FINISH

— — — —


TITLE SCHEMATIC — UHF FILTER

DWN	DD	9/13/83	DWG. NO.	REV
CHK	RWZ	9/13/83	1007-3101	0
REL	RWZ	7/20/90	A SCALE — —	SHEET 1 OF 1




NOTE: TP1 & TP2 ARE PROVIDED FOR FUNCTION TEST PURPOSES ONLY,
AND ARE ACCOMPLISHED BY ADDING VIA HOLE TO TOP OF PCB.

ADDED C2 & C4. JKF	C0	20110722	5/16/03	LRT	REMOVED C2, C4, L1, L2, CR3, AND CR4. R25 AND R26 WERE 470K. R7 AND R8 WERE 2.2K. C7 AND C8 WERE .001. ADDED J8, J9, W3, W4, R27-R30. (PJK)	B0	20092702	ECO	6/11/01	LRT	APV	Axcera				REV	ECO	DATE	APV						
												THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION								TITLE SCH., DUAL PEAK DETECTOR, SMT (1159965)					
												MATERIAL -----								DWN	PJK	2/23/00	DWG. NO.		REV
												FINISH -----								CHK	LRT	2/26/01	1159976		C0
												REL	LRT	2/26/01	B	SCALE	---	SHEET 1 OF 1							



LAST USED REF.	
C181	
R293	
W15	
DS5	
L56	
CR34	
J42	
Q15	
U26	
TP6	
VR3	
K4	
T10	
Z2	
SW1	

Axcera		REV	ECO	DATE	APV
THIS PRINT IS THE PROPERTY OF AXCIERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE			
		SCH., ANALOG, IF PROCESSOR BD. (1301977)			
MATERIAL	-----	DWN	JKF	2/24/03	DWG. NO.
FINISH	-----	CHK	LRT	3/6/03	1301983
REV	ECO	REL	LRT	3/6/03	D
					SCALE --- SHEET 2 OF 2




Signal Name	Pin	Signal Name	Pin
RMT_INTERLOCK_ISO_RETURN	1A	SYSTEM +12V_C3	2A
SYSTEM +12V_C3	2A	SYSTEM -12V_C2	3A
SYSTEM -12V_C2	3A	SYSTEM -12V_C1	4A
SYSTEM -12V_C1	4A	SYSTEM +12V_C6	5A
SYSTEM +12V_C6	5A	SYSTEM +12V_C5	6A
SYSTEM +12V_C5	6A	SYSTEM +12V_C4	7A
SYSTEM +12V_C4	7A		8A
RMT_TRANSMITTER_STATE	9A	RMT_INTERLOCK	10A
RMT_INTERLOCK	10A	RMT_AUX_I/O_1	11A
RMT_AUX_I/O_1	11A	RMT_RF_SYSTEM_INTERLOCK	12A
RMT_RF_SYSTEM_INTERLOCK	12A	RMT_OPERATE_COMMAND	13A
RMT_OPERATE_COMMAND	13A	RMT_STANDBY_COMMAND	14A
RMT_STANDBY_COMMAND	14A	RMT_POWER_RAISE	15A
RMT_POWER_RAISE	15A	RMT_POWER_LOWER	16A
RMT_POWER_LOWER	16A	RMT_SYSTEM_REFLECTED_POWER	17A
RMT_SYSTEM_REFLECTED_POWER	17A	RMT_SYSTEM_VISUAL/AVERAGE_POWER	18A
RMT_SYSTEM_VISUAL/AVERAGE_POWER	18A	RMT_SYSTEM_AURAL_POWER	19A
RMT_SYSTEM_AURAL_POWER	19A		20A
SYSTEM_REFLECTED_POWER	21A	SYSTEM_VISUAL/AVERAGE_POWER	22A
SYSTEM_VISUAL/AVERAGE_POWER	22A	SYSTEM_AURAL_POWER	23A
SYSTEM_AURAL_POWER	23A	UC_PLL_LOCK_INDICATOR	24A
UC_PLL_LOCK_INDICATOR	24A	UC_AFC_VOLTAGE	25A
UC_AFC_VOLTAGE	25A	UC_AGC_#1_VOLTAGE	26A
UC_AGC_#1_VOLTAGE	26A	UC_AGC_#2_VOLTAGE	27A
UC_AGC_#2_VOLTAGE	27A	UC_INTERLOCK	28A
UC_INTERLOCK	28A	UC_SERIAL_CLOCK	29A
UC_SERIAL_CLOCK	29A	UC_SERIAL_DATA	30A
UC_SERIAL_DATA	30A	UC_SERIAL_LOGIC_ENABLE	31A
UC_SERIAL_LOGIC_ENABLE	31A	UC_EXTERNAL_REF_INDICATOR	32A
UC_EXTERNAL_REF_INDICATOR	32A		
SYSTEM SERIAL -	1B	SYSTEM +12V_C3	2B
SYSTEM +12V_C3	2B	SYSTEM -12V_C2	3B
SYSTEM -12V_C2	3B	SYSTEM -12V_C1	4B
SYSTEM -12V_C1	4B	SYSTEM +12V_C6	5B
SYSTEM +12V_C6	5B	SYSTEM +12V_C5	6B
SYSTEM +12V_C5	6B	SYSTEM +12V_C4	7B
SYSTEM +12V_C4	7B		8B
SPARE DIN_1	9B	SPARE DIN_2	10B
SPARE DIN_2	10B	SPARE DIN_3	11B
SPARE DIN_3	11B	SPARE DIN_4	12B
SPARE DIN_4	12B	SPARE DIN_5	13B
SPARE DIN_5	13B	PA_VISUAL_POWER	14B
PA_VISUAL_POWER	14B	PA_AURAL_POWER	15B
PA_AURAL_POWER	15B	PA_REFLECTED_POWER	16B
PA_REFLECTED_POWER	16B	SPARE AIN_1	17B
SPARE AIN_1	17B	SPARE AIN_2	18B
SPARE AIN_2	18B	SPARE AIN_3	19B
SPARE AIN_3	19B		20B
SPARE DOUT_1	21B	SPARE DOUT_2	22B
SPARE DOUT_2	22B	SPARE AUX_I/O_3	23B
SPARE AUX_I/O_3	23B	SPARE AUX_I/O_4	24B
SPARE AUX_I/O_4	24B	AUTO_TEST_1	25B
AUTO_TEST_1	25B	AUTO_TEST_2	26B
AUTO_TEST_2	26B		27B
	27B		28B
	28B		29B
	29B		30B
	30B		31B
	31B		32B
	32B		
SYSTEM SERIAL +	1C	SYSTEM +12V_C3	2C
SYSTEM +12V_C3	2C	SYSTEM -12V_C2	3C
SYSTEM -12V_C2	3C	SYSTEM -12V_C1	4C
SYSTEM -12V_C1	4C	SYSTEM +12V_C6	5C
SYSTEM +12V_C6	5C	SYSTEM +12V_C5	6C
SYSTEM +12V_C5	6C	SYSTEM +12V_C4	7C
SYSTEM +12V_C4	7C		8C
	8C		9C
MOD_EXTERNAL_CW_PRESENT	10C	MOD_OUTPUT_SIGNAL_LEVEL	11C
MOD_OUTPUT_SIGNAL_LEVEL	11C	MOD_AURAL_DEVIATION_LEVEL	12C
MOD_AURAL_DEVIATION_LEVEL	12C	MOD_PLL_UNLOCKED	13C
MOD_PLL_UNLOCKED	13C	MOD_INTERLOCK	14C
MOD_INTERLOCK	14C	MOD_STATION_ID_CONTROL	15C
MOD_STATION_ID_CONTROL	15C		16C
IF_PROCS_ALC_AUTO_MANUAL_SW	17C	IF_PROCS_MODULATION_PRESENT	18C
IF_PROCS_MODULATION_PRESENT	18C	IF_PROCS_INPUT_FAULT	19C
IF_PROCS_INPUT_FAULT	19C	IF_PROCS_SELECTED_IF_SOURCE	20C
IF_PROCS_SELECTED_IF_SOURCE	20C		21C
	21C	IF_PROCS_MUTE_COMMAND	22C
IF_PROCS_MUTE_COMMAND	22C	IF_PROCS_ALC_VOLTAGE	23C
IF_PROCS_ALC_VOLTAGE	23C	IF_PROCS_INTERLOCK	24C
IF_PROCS_INTERLOCK	24C	IF_PROCS_BOARD_TYPE	25C
IF_PROCS_BOARD_TYPE	25C	IF_PROCS_IF_POWER_CONTROL	26C
IF_PROCS_IF_POWER_CONTROL	26C	IF_PROCS_DLC_VOLTAGE	27C
IF_PROCS_DLC_VOLTAGE	27C		28C
	28C		29C
	29C		30C
	30C		31C
	31C		32C
	32C		
SCADA_232_B_OUT	30C	SCADA_232_A_OUT	31C
SCADA_232_A_OUT	31C	SCADA_485_+	32C
SCADA_485_+	32C		


NET LABEL WAS RMT AUX I/O 2 FOR J44-12A & CR5 PIN 2 (PG 2) CONN. JKF			
CO	20111235	3/3/04	JCM
MATERIAL NUMBERS:			
1302021 A/D, PIONEER, AMP CTRL			
1302022 PCB, PIONEER, AMP CTRL			
1302023 SCH, PIONEER, AMP CTRL			
1302024 STENCIL FOR 1302022			
B0	20111032	10/2/03	JKF

REV	DATE	BY	CHK	DATE	BY	DATE	APV
---	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---
---	---	---	---	---	---	---	---







TITLE SCH, CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)
 DWN REH 3/28/03 DWG. NO. 1302023 REV C0
 CHK LRT 9/3/03
 REL LRT 9/3/03 D SCALE --- SHEET 1 OF 5





- Spare Chip Selects
- DIN_CSC8 >> V14
 - DIN_CSE8 >> V15
 - DOUT_CS90 >> V16
 - DOUT_CSB0 >> V17
 - DOUT_CSD0 >> V18
 - DOUT_CSF0 >> V19



REV	Axcera				REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCH, CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
ECO	MATERIAL	DWN	REH	3/28/03	DWG. NO.	REV		
FINISH	CHK	LRT	9/3/03	1302023	C0			
REV	REL	LRT	9/3/03	D	SCALE	SHEET 2 OF 5		






REV	APV	Axcera		REV	ECO	DATE	APV
DATE	THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION			TITLE SCH, CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
MATERIAL	-----	DWN	REH	3/28/03	DWG. NO.	REV	
FINISH	-----	CHK	LRT	9/3/03	1302023	C0	
REV	-----	REL	LRT	9/3/03	D	SCALE	SHEET 3 OF 5



REV	ECO	DATE	APV	REV	ECO	DATE	APV
Axcera				TITLE SCH. CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION				DWN REH 3/28/03 DWG. NO. 1302023 REV C0			
MATERIAL				CHK LRT 9/3/03 REL LRT 9/3/03 D SCALE --- SHEET 4 OF 5			
FINISH							

- R202
- C49
- Q47
- DS14
- U28
- VR22
- J63
- TP17
- V23
- SW2
- CR11
- W2
- Y1
- L2
- S1



Circuit Descriptions:

PAGE 1:

U1 is an Atmel Atmega128 microcontroller. This part is in-circuit programmed using the serial programming port. When the microcontroller is held in reset by either the programming port or the external watchdog IC, a transistor inverts the reset signal while serial programming lines are connected to U1 through analog switch U5.

U2 is a watchdog IC used to hold the microcontroller in reset if the supply voltage is less than 4.21 Vdc; (1.25 Vdc < Pin 4 (IN) < Pin 2 (Vcc)). The watchdog momentarily resets the microcontroller if Pin 6 (IST) is not clocked every second. A manual reset switch is provided but should not be needed.

Diodes DS1 through DS8 are used for display of auto test results. A test board is used to execute self test routines. When the test board is installed, Auto_Test_1 is held low and Auto_Test_2 is allowed to float at 5 Vdc. This is the signal to start the auto test routines.

U3 and U4 are used to selectively enable various input and output ICs found on page 2 and 3 of the schematic.

U1 has two serial ports available. In this application, one port is used to communicate with transmitter system components where U1 is the master of a RS-485 serial bus. The other serial port is used to provide serial data I/O where U1 is not the master of the data port. A dual RS-232 port driver IC and a RS-485 port driver is also in the second serial data I/O system. The serial ports are wired such that serial data input can come through one of the three serial port channels. Data output is sent out through each of the three serial port channels.

Switch SW1 is used to select either transmitter operation or exciter driver operation. When the switches of SW1 are on, transmitter operation is selected and the power monitoring lines of the transmitter's power amplifier are routed to the system power monitoring lines.

PAGE 2:

Digital output latches are used to control system devices. Remote output circuits are implemented using open drain FETs with greater than 60 Volt drain to source voltage ratings.

Remote digital inputs are diode protected with a 1 Kohm pull-up resistor to 5Vdc. If the remote input voltage is greater than about 2 volts or floating, a FET is turned on and a logic low is applied to the digital input buffer. If the remote input voltage is less than the turn on threshold of the FET (about 2 Vdc), a logic high is applied to the digital input buffer.

Four of the circuits on page two are auxiliary I/O connections wired for future use. They are wired similar to the remote digital inputs but include a FET for digital output operation. To operate these signals as an input, the associated output FET must be turned off. These circuits are also connected to an analog input multiplexer IC.

PAGE 3:

Several ICs are used as input buffers to allow the microcontroller to monitor various digital input values. Most digital inputs use a 10 Kohm pull-up resistor. The buffer IC used for data transfer to the display is wired for read and write control.

PAGE 4:

Each analog input is expected to be between 0 and 5 Vdc. If a signal exceeds 5.1 Vdc, a 0.225 Watt zenor diode clamps the signals voltage. Most signals are calibrated at their source however two dual serial potentiometer ICs are used to calibrate four signals. For these four circuits, the input value is divided in half before it is applied to an op-amp. The serial potentiometer is used to adjust the input signal between 80 and 120% of the input signal. Serial data to the second serial potentiometer is transferred through the first IC. The wiper position of the digital potentiometer circuit is used to set the gain of the op-amp. Lower digital values for the wiper setting increases the gain of the op-amp. If N= 0, gain = 6.0. If N = 255, gain = 3.00. If Vin = 1.0 at spare_Ain_1 and N = 128, U21A out = 4.0V with gain = 4.


Two 20 position connectors are used to provide power to the backplane. J62 and J63 get power from the power supply after a nominal 3 amp resettable fuse. The Raychem polyswitch resettable fuses may open on a current as low as 2.43 amps at 50C, 3 amps at 25 C or 3.3 amps at 0C. They definitely will open when the current is 4.86 amps at 50C, 6 amps at 20C, or 6.6 amps at 0C. Trace widths of these circuits are 0.140" (designed for maximum current).

PAGE 5:

Each of the four LED circuits drive a dual element common cathode LED. To make a good amber color, the current applied to the green element is slightly greater than the red element.

Several voltage regulators are used to power the board. Seven volts is typically applied to board LEDs and to the input of a precision 5.0 volt regulator. The 5.0 volt regulator is used for analog circuits and the microcontroller analog reference voltage. Another two 5 volt regulator circuits are used for most other board circuits.

REV	APV	Axcera		REV	ECO	DATE	APV
DATE	ECO	THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH, CONTROL BOARD, EXCITER, PIONEER SERIES (1302021)			
REV	ECO	MATERIAL	DWN	REH	3/28/03	DWG. NO.	REV
FINISH	CHK	LRT	9/3/03	1302023		C0	
REL	LRT	9/3/03	D	SCALE	--	SHEET 5 OF 5	



NOTES:

1) ALL WIRES 22AWG UNLESS OTHERWISE NOTED.






THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.
 MATERIAL
 FINISH

TITLE
 I/C, L.O./
 U/C ASSY, UHF
 LOW PHASE NOISE



DWN	MH	6/11/03	DWG. NO.	REV
CHK	LRT	6/12/03	1302060	A0
REL	LRT	6/12/03	SCALE ---	SHEET 1 OF 1

REV	ECO	DATE	APV
-----	-----	------	-----



HARNESS 1527-1426 (SEE NOTE 4)


A3
CONTROL BOARD
(1302021)
KEY: J60-20



WIRE GAUGE CHART
(NATIONAL ELECTRICAL CODE DATA)

WIRE SIZE	CURRENT RATING
18AWG	6
16AWG	10
14AWG	20
12AWG	30

- NOTES:
- 1) ALL SINGLE WIRE IS 18AWG UNLESS OTHERWISE NOTED.
 - 2) VALUES FOR VR1, VR2 AND VR3 ARE PART OF VOLTAGE SELECTION KITS.
 - 3) THIS CONNECTION MUST BE EQUIPPED WITH LONGER GROUND PIN (MAKE FIRST BREAK LAST).
 - 4) CHANGE LABELING, "A20-J1 TO A12-J2" BECOMES "A5-J1 TO A4-J2".



SHEET 1: J44-3B, 4B, 3C, & 4C, -12V WAS +12V. (SAK)

DO 20112889 8/10/07 JCM

WIRE AT A3-J61-2 WAS 18AWG. AT POWER SUPPLY CONNECTOR DETAIL, A2 WAS A1. (RGE)

CO 20112600 2/27/04 LRT

ADDED NOTE 4. REVERSED A1-J2 AND A1-J3 AND REWIRED TO MAINTAIN THE SAME CONNECTIONS. (RGE)

BO 20110701 10/27/03 LRT

REV	ECO	DATE	APV
-----	-----	------	-----

THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.

TITLE: I/C CONTROL/POWER SUPPLY ASSEMBLY


MATERIAL	---	DWN	MH	6/18/03	DWG. NO.	REV
FINISH	---	CHK	JCM	8/27/03	1302062	D0
		REL	JCM	8/27/03	D	SCALE --- SHEET 1 OF 2

A3
CONTROL BOARD
1302021


A1
POWER PROTECTION
BOARD
(1302837)

A2
600W SWITCHING
POWER SUPPLY


A2-J1
(BELOW AC INPUT)



POWER SUPPLY FRONT VIEW



POWER SUPPLY REAR VIEW




SEE NOTE 2
ON SHEET 1



THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE		I/C CONTROL/POWER SUPPLY ASSEMBLY	
MATERIAL	---	DWN	MH	6/18/03	DWG. NO. 1302062
FINISH	---	CHK	JCM	8/27/03	REV DO
REL	JCM	8/27/03	D	SCALE ---	SHEET 2 OF 2

REV	ECO	DATE	APV
-----	-----	------	-----




NOTES:
1) ALL LEVELS ARE PEAK SYNC FOR IF AND RF SIGNALS.

REV	ECO	DATE	APV
-----	-----	------	-----

	THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE B/D, L.O./ U/C ASSY, UHF LOW PHASE NOISE				
	MATERIAL		DWN	RGE	1/9/04	DWG. NO.	REV
	FINISH		CHK	LRT	01/09/04	1302107	A0
		REL	LRT	01/09/04	C	SCALE ---	SHEET 1 OF 1


LAST USED REF.	
C89	
CR13	
DS2	
J14 + J43	
K1	
L16	
Q8	
R111	
T2	
TP7	
U14	
W3	
Z1	




NOTE:
 1) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED.
 2) ALL CAPACITORS ARE IN uF UNLESS OTHERWISE NOTED.
 3) ALL INDUCTORS ARE IN uH UNLESS OTHERWISE NOTED.

C35 WAS .01, R42 & R44 WERE 47, R20 & R21 WERE NOT USED, R18 WAS 0. JKF
 C0 20111040 10/20/03 LRT
 R42 WAS 220, R109 & R110 WERE 2K, R49 WAS 10K, C38 WAS 4.7, ADDED R112. PINS U4-2 & -3 TO GND. PIN U4-1 NO CONN. DEL. C36 & C45. JKF
 B0 20111055

REV		ECO		DATE		APV	
Axcera THIS PRINT IS THE PROPERTY OF AXCCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION TITLE: SCH., L.O./UPCONVERTER BD., UHF, LPN. (1302132) MATERIAL: ----- FINISH: ----- DWN JKF 3/25/03 DWG. NO. 1302134 CHK LRT 9/3/03 REV C0 REL LRT 9/3/03 D SCALE --- SHEET 1 OF 1							



MODULE	SPECIFICATIONS
A1 RECEIVER (N/U IN DIGITAL OR TRANSMITTER SYSTEMS) OR DMB DIGITAL MODULATOR	ON CHANNEL RF I/P: -50 dBm TO -20 dBm OR MPEG I/P: -50 dBm TO -20 dBm IF OUTPUT: -2 TO +2 dBm PK SYNC. 44 MHz (6 MHz BW) DTV OUTPUT: -8 TO -4 dBm POWER REQUIREMENT: +12V @ 1.1-1.6A -12V @ 360mA
A2 MODULATOR (NOT USED IN DIGITAL OR TRANSLATOR SYSTEMS)	VIDEO I/P: .5 - 1V PK-PK COMPOSITE AUDIO: .5 - 1V PK-PK SAP/PRO: .5 - 1V PK-PK BASEBAND AUDIO: 0 - +10dBm 10MHz I/P: 0 - +6dBm IF OUTPUT: -2 TO +2 dBm PK SYNC. 44 MHz (6 MHz BW) POWER REQUIREMENT: +12V @ 1.1-1.6A -12V @ 360mA
A3 IF PROCESSING (NOT USED IN AXCIER SYSTEM)	IF INPUT: 44MHz, (6MHz BW) INPUT LEVEL: -2 TO +2 dBm PK SYNC. MODULATOR & RECEIVER INPUT RETURN LOSS: > 15dB IF OUTPUT LEVEL: -10dBm TO -0dBm PEP IF SAMPLE LEVEL: -21dB POWER REQUIREMENTS: +12V @ 800mA -12V @ 100mA
A4 CONTROL/ MONITORING	POWER REQUIREMENTS: +12V @ 250mA -12V @ 50mA
A4-A1 POWER SUPPLY	AC INPUT LEVEL: 100-240VAC @ 10A 50/60/400Hz DC OUTPUT LEVEL: +32V @ 15A +12V @ 4A -12V @ 4A
A5 UPCONVERTER	IF INPUT: 41-47 MHz INPUT RETURN LOSS: 18dB MIN @ 41-47 MHz INPUT LEVEL: -8dBm TO 0dBm PK SYNC. CONVERSION GAIN: 0 ±1.5dB RF OUTPUT: 470-860 MHz, 0 TO +10dBm 10MHz INPUT LEVEL: 0 TO +6dBm LO SAMPLE LEVEL: -7dBm LO TUNING STEP SIZE: 5kHz POWER REQUIREMENTS: +12V @ 1.2-1.1A -12V @ 10mA
A6 POWER AMPLIFIER	RF INPUT/OUTPUT: 470 - 860 MHz INPUT LEVEL: +10dBm ±2dB PK SYNC. OUTPUT LEVEL: -10dB +51dBm (120W PK SYNC) OR +38.5 dBm (7W MAX) POWER REQUIREMENTS: +32V @ 12A (120W O/P) OR 3A (7W O/P) +12V @ 0.2A -12V @ 0.5A




NOTES:
1) FOR EXT. RCVR., CONNECT RCVR. O/P TO A2-J6. FOR INT. RCVR OR DMB, CONNECT A2-J13 TO A2-J6 AND USE A2-J12 AS RF INPUT OR MPEG INPUT.

ADDED DMB DIGITAL MODULE TO A1:	ADD	201112/10/14/05	LRT	
REV	ECO	DATE	APV	


THIS PRINT IS THE PROPERTY OF AXCIERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE	
MATERIAL		B/D, INNOVATOR LX SERIES DRIVER/TRANSMITTER	
FINISH		DWN	JKF
		3/19/03	DWG. NO.
		11/19/03	1302139
		REL	LRT
		11/19/03	D
		SCALE	---
		SHEET	1 OF 1

LAST USED REF.
C64
CR4
R28
L24
J6
Q8
U4
RC4



C25, C26, C39 & C40 WERE 0.2pF. C27, C28, C41 & C42 WERE 0.9pF. C29 & C43 WERE 1.8pF. C30 & C44 WERE NOT USED. C17, C19, C31 & C33 WERE 1pF. C20 & C34 WERE 0.8pF. C22 & C36 WERE 1.5pF. C23 & C37 WERE 4.7pF. L3, L8, L14 & L15 WERE 1.8nH. L7, L9, L14 & L15 WERE 1.8nH. L13, L6 & L12 WERE 4.3nH. L4, L17, L21 & L23 WERE 33nH. L5 & L11 WERE 1.6nH. L10 & L16 WERE 3.9nH. R21 WAS 220. R24 WAS 3.9K. R25 WAS 130. JKF

APV		ECO		DATE		DU	
REV	ECO	DATE	APV	REV	ECO	DATE	APV
<p>THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION</p>				<p>TITLE: SCH., 1 WATT UHF AMPLIFIER (1302761)</p>			
MATERIAL		DWN		JFK		5/12/03	
FINISH		CHK		LRT		9/3/03	
REV		REL		LRT		9/3/03	
ECO		REL		LRT		9/3/03	
DWG. NO. 1302762				REV B0			
SCALE ---				SHEET 1 OF 1			




- Circuit Design Notes:
1. Track widths of 0.140 inch minimum top and bottom of board shall be used to connections to J1, J2, J3, J4.
 2. Track widths of 0.140 inch minimum top of board shall be used to connections to J5 and J6.
 3. Track widths of 0.065 inch minimum shall be used to connections to J62 and J63.
 4. Track widths of 0.020 inch minimum shall be used to connections between LEDs and resistors.
 5. Board BOM needs the following items added to those exported from Orcad:

Part Number	Qty	Description
102071	4	Fuse Clip, PC BD Mnt., 15 Amp

MATERIAL NUMBERS:
 1302837 PIONEER, POWER PROTECTION
 1302838 PCB, PIONEER, PWR PROTECT
 1302839 SCH, PIONEER, PWR PROTECT
 1302840 STENCIL FOR 1302838

REV	DATE	APV	Axcera		REV	ECO	DATE	APV
THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCH, PIONEER, PWR PROTECT (1302837)				
ECO	MATERIAL	DWN	REH	5/29/03	DWG. NO.		REV	
FINISH	----	CHK	REH	5/29/03	1302839		AO	
REL	----	REL	REH	5/29/03	D	SCALE	---	SHEET 1 OF 1



ADDED COAX CONNECTIONS AT A11. (RGE)			
B0	20110721	10/23/03	JCM
REV	ECO	DATE	APV

	THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE		
	MATERIAL		I/C, CHASSIS ASSEMBLY PIONEER SERIES		
	FINISH		DWN MH 7/29/03	DWG. NO. 1303108	REV B0
			CHK JCM 8/27/03	REL JCM 8/27/03	SCALE --- SHEET 1 OF 1

8 7 6 5 4 3 2 1


E

D

C

B

A



REV	ECD	DATE	APV
-----	-----	------	-----




THIS PRINT IS THE
PROPERTY OF AXCERA,
IT SHALL NOT BE COPIED
WITHOUT PERMISSION.

MATERIAL
- - - -

FINISH
- - - -

TITLE				SCHEMATIC	
				DIRECTIONAL COUPLER	
				BOARD	
DWN	MH	8/11/03	DWG. NO.		REV
CHK	JCM	8/25/03	1303152		A0
REL	JCM	8/25/03	B	SCALE ---	SHEET 1 OF 1


8 7 6 5 4 3 2 1



CHANGE LU500-500W TO LU500ATD DIG TRAY, ADD DIM SLEEVES, LEC	HO 201125/14/25/07 LRT
CHANGE LU500ATD - 76" CAB TO LU125-500	GO 201115/10/20/04 LRT
CHANGED HYBRID RT COMBINER	FO 201114/18/24/04 LRT
ADD 1000ATD (SAK)	EO 201112/12/24/04 (SUN)
ON 76" CABINET: TITLE PLATE AND TRAY RACKING RECONFIGURED. DELETED LOWER AC BOXES. (SAK)	DO 201123/12/03/04 RT
CHG 69 CAB TO 76	CO 201110/11/12/04 RT
ADDED 1.75 BLANK SPOUNER BOTTOM AC	B 201110/12/15/03 RT
NEW RELEASE	A 201114/11/20/03 RT
REV ECO DATE APV	




THIS PRINT IS THE PROPERTY OF AXCIERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE RACKING PLAN INN. DIGITAL LX 500W-1000W TYPICAL CONFIGURATION	
MATERIAL	----	DWN RT	11/20/03
FINISH	----	CHK RT	11/20/03
		REL RT	11/20/03
		SCALE	D
		DWG. NO.	1303596
		REV	HO
		SHEET	1 OF 2



REV	ECO	DATE	APV
-----	-----	------	-----



THIS PRINT IS THE PROPERTY OF AXCERA. IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE		RACKING PLAN	
MATERIAL		INN. DIGITAL LX 500W-1000W		TYPICAL CONFIGURATION	
----	DWN	RT	11/20/03	DWG. NO.	REV
----	CHK	RT	11/20/03	1303596	HO
----	REL	RT	11/20/03	D SCALE	SHEET 2 OF 2



NOTE:
 1) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED.
 2) ALL CAPACITORS ARE IN uF UNLESS OTHERWISE NOTED.
 3) ALL INDUCTORS ARE IN uH UNLESS OTHERWISE NOTED.


- << Amp Current FLT
- << Temperature FLT
- << Power Supply High FLT
- << Power Supply Low FLT
- << Reflected Power FLT
- << Fault Alert

(See note on sheet 3)
 Amp Current 3 at MUX
 Amp Current 2 at MUX
 Amp Current 1 at MUX
 Temperature at MUX




MOD OK LED NOTE:
 LED is red and blinking if a fault is present
 1 blink means Amp Current fault
 2 blinks means Temperature fault
 3 blinks means +32V supply over voltage
 4 blinks means +32V supply under voltage
 5 blinks means Reflected Power fault
 6 blinks means +12V or -12V fault

PAGE 2, B-4 AREA, R214 WAS 100 OHMS.		CR
H0	20112473	4/13/07 TB
R61 WAS 1.21K. R118 WAS 220. ADDED C112 & R214. DEL C78. Q16 & R114 CHANGED TO NOT USED.		
JKF		
G0	20112306	10/23/06 LRT
R66 WAS 1.47K. R78 WAS 1.21K. U10B PIN 5 SIGNAL NAME WAS 2.257V.		
CR		
F0	20111898	2/28/06 LRT
ADDED C110 & C111. ADDED NOT USED R211 & R212. JKF		
E0	20111812	7/6/05 LRT
C43, C45, C47, C59, C61 & C63 WERE 1800pF. J6 & J9 WERE STRAIGHT. JKF		
D0	20111601	5/19/05 LRT
C6, C8, C11, C12, C15, C18 - C22, C25 - C28, C43, C45, C47, C59, C61 & C63 WERE .01uF. C44, C46, C48, C60, C62, C64, C94, C98, C102 & C107 WERE .1uF. JKF		
C0	20111538	10/11/04 REH
PG 1) ADD R206 FROM U1.19 TO U1.20 ADD R207 FROM U8.19 TO U8.20. ADD R208 FROM U2.2 TO GROUND. PG 2) REMOVE C55, C56, C57. CHANGE E15 THRU E20 TO TB15 THRU TB20 (NEW P/N 1304505). PG 3) REMOVE CR22, CR23, CR25, CR27, CR32, CR34. CHANGE R126, R139, R153 FROM 2.2K TO 0 OHMS. ADD R209 FROM U22A.2 TO GROUND. ADD R210 BETWEEN U22A.1 AND U22A.2. (CR)		
B0	20111421	6/15/04 REH

Axcera		REV	ECO	DATE	APV
THIS PRINT IS THE PROPERTY OF AXCCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE			
MATERIAL		SCH., AMP. CONTROL, INNOVATOR LX (1303682)			
DWN	REH	12/16/03	DWG. NO.	REV	
CHK	REH	12/16/03	1303683	H0	
REL	REH	12/16/03	SCALE	SHEET 1 OF 3	




NOTE:
 A track width of 0.3 inch is needed between power input vias and sense resistors R55,R56,R57. 0.3 inch track width is also needed between the output of the sense resistors and the output vias that provide power to the amplifier pallets.



REV		ECO		DATE		APV	
Acxera							
THIS PRINT IS THE PROPERTY OF ACXERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION							
DATE				TITLE			
				SCH., AMP. CONTROL, INNOVATOR LX (1303682)			
MATERIAL		DWN		REH		REV	
-----		12/16/03		12/16/03		1303683	
FINISH		CHK		REH		H0	
-----		REL		REH		SCALE --- SHEET 2 OF 3	

LAST USED REF.	
C112	
CR33	
R214	
TP6	
U25	
L7	
Q16	
TB20	
DS7	
VR1	
V8	
Y1	
S1	
SW1	
W2	



Circuit Description

Page 1:
 Upper center of page one is U4 which is the controller. This in-circuit Atmel microcontroller is operated at 3.6864 MHz. Programming of this device is performed through J2. U4 selects the desired analog channel of U3 through the settings of PA0 - PA2. PA3 of U4 is a processor operating LED that can be flashed to show continued operation. PF1 is used to monitor the +12 Vdc supply to the board. PF4 is the selected channel of analog switch U3. PF3 and other select microcontroller pins are connected to a via for future access.

U2 is our standard serial to RS-485 driver IC. U5 is a watchdog IC used to hold the microcontroller in reset if the supply voltage is less than 4.21 Vdc; (1.25 Vdc < Pin 4 (IN) < Pin 2 (Vcc)). U5 momentarily resets the microcontroller if Pin 6 (IST) is not clocked every second. A manual reset switch is provided but should not be needed.

Upper left corner U1 is used to determine where the amplifier control board is located. The eight inputs come from amp connector J8 and are used to set the SCADA address of the controller. Pull-up resistors set a default condition of logic high.

U6 below U1 is used to control two of the four board's status LEDs and three other circuits that are not allowed to change state during a microcontroller reset. A FET is turned on to shut current away from the LED to turn it off. U8 below U6 is used to enable different features within software. Actual use is TBD.

Page 2:
 In the lower right corner are voltage regulator circuits. U17 should allow for 0.14 amps of power using its 92 C/W rating if Ta = 60C max and Tj = 125C max. 0.26 amps can be obtained from U17 if the mounting pad is 0.5 sq. inches. The controller will not need this much current.

U18 and U19 are low drop-out voltage regulators with a tolerance greater than or equal to 1%. 100 mA is available from each device but again the controller will not need this much current.

In the upper left section are circuits with U9 and U11. U11 is used to generate a regulated voltage that is about 5 Volts less than the +32 Volt supply. When the +32 Volt supply is enabled, the circuitry around U9A is used to provide gate voltage to Q14 that is 5 volts greater than the source pin of this FET. The gate of Q14 can be turned off by any one of a few different circuits. These circuits are wired through Q12 and Q13. At this time these transistors are not installed but they may be installed to increase the shut-down time on a detected fault. Without Q12 and Q13 installed, Q14 is only turned off by the microcontroller through Q16.

U10A is used to detect high current in amplifier #1. At 1.10 Vdc, the current to amplifier #1 should be about 6.20 Amps. U10B and U12A are used to detect a high current condition in amplifier stages #2 or #3. With a 2.74 Vdc reference, high current shut down should be about 15 Amps.


U12B is used to detect high power supply voltage. U13A is used to indicate that the power supply voltage is less than 26 volts.

*U25B on page 3 is used to detect high reflected power. U13B determines if the power supply temperature gets too hot.


Current Monitoring Sections - A 0.01 ohm 1% 5 Watt thru-hole resistor is used for monitoring the current through several sections of the amplifier. The voltage developed across this resistor is amplified for current monitoring by U14, U15, or U16. The Linear Technology LT1787HVCS8 precision high side current sense amplifier accepts a maximum voltage of 60 Vdc. The 43.2 Kohm resistor from Pin 5 to ground sets the gain of the amplifier to about 17.28. This value is not set with much accuracy since the manufacture internal matches the resistors of this part but their actual resistance value is not closely defined. A trimming resistor is suggested to give a temperature stability of -200ppm/C but instead the microcontroller will determine the exact gain of the circuit and use a correction factor for measurements.

Page 3:
 RF power detector circuits. Q16 is used by the microcontroller to disable the aural circuit of a digital transmitter or in external amplifiers where the amplifier is not to monitor visual power.

The Visual or Forward power circuit is calibrated and presented on the input of U24B pin 5. If this module has the highest detected forward power in a multi-amplifier system, it will have the highest forward power signal. This signal level into U24B pin 5 will be used to set the AGC output voltage of J9-2. If another amplifier has a higher forward power, the level into U24B pin 6 will be higher than pin5 and this amplifiers output signal will not be used to set the voltage level of J9-2.




Axcera		REV	ECO	DATE	APV
THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION		TITLE SCH., AMP. CONTROL, INNOVATOR LX (1303682)			
MATERIAL		DWN REH 12/16/03 DWG. NO. 1303683			
FINISH		CHK REH 12/16/03			
REV		REL REH 12/16/03 D SCALE --- SHEET 3 OF 3			



REV	ECD	DATE	APV
-----	-----	------	-----

	THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE B/D, CONTROL/POWER SUPPLY ASSEMBLY, INNOVATOR LX	
	MATERIAL		DWN RGE	DWG. NO.
	FINISH		CHK JCM	1303889
		REL JCM	2/2/04	SCALE --- SHEET 1 OF 1



NOTE: 1) THE BOTTOM RIGHT HAND AMPLIFIER MODULE SHOULD HAVE RS485 TERMINATION SET.
 2) WIRE JUMPER FROM TB30-5 TO TB30-15 MUST BE INSTALLED TO PUT THE TRANSMITTER IN THE OPERATE MODE.
 3) * DENOTES CABLE/WIRE IS PART OF TRANSMITTER ASSY.

A44 WAS VISUAL/AURAL METERING BOARD. A27-TB31-14 WAS VISUAL POWER MTRG (RED). DELETED A27-TB31-15, AURAL PWR MTRG (ORNG). A24 WAS DTIC MODULATOR. ADDED A27-J2. DELETED A27-J7, J17, J4, J3, TB02-1, TB02-2, & TB02-3. ADDED CONNECTION AT A27-J6 TO A27-J13. (SAK)



DO	20112639	6/26/07	LRT
CO	2011494	8/17/04	LRT
A44 WAS A4, A11 WAS A13. CHANGED TO MATCH HARNESS BOARD.			RT.
BO	2011262	3/1/04	LRT
REV	ECO	DATE	APV

Axcera.

THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.

TITLE: I/C DIGITAL LX SERIES, 1KW TRANSMITTER


DWN	RGE/02/11/04	DWG. NO.	REV.
CHK	JCM/02/11/04	1303941	D0
REL	JCM/02/11/04	D	SCALE --- SHEET 1 OF 1



NOTE:
 1. ALL WIRE IS 20AWG UNLESS OTHERWISE NOTED.
 2. THIS WIRE IS NOT USED ON THIS ASSEMBLY. COVER THE END WITH HEAT SHRINKABLE TUBING AND TIE BACK IN THE HARNESS.

A4 WAS 1227-1316. ADDED COAX FROM A4-J6 TO A5-J5. ADDED 50 OHM TERMINATIONS AT A4. (SAK)			
CO	201112047	3/1/06	LRT
DELETED 50 OHM TERMINATION AT A5-J5. (RGE)			
BO	20111766	05/05/05	LRT
REV	ECO	DATE	APV


	THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.		TITLE	
	MATERIAL		I/C, PA ASSEMBLY, 2KW DRIVER/ 10 W PA, LX SERIES	
	FINISH		REV	
DWN	RGE	11/17/04	DWG. NO.	REV
CHK	LRT	11/18/04	1305137	CO
REL	LRT	11/18/04	D	SCALE --- SHEET 1 OF 1



NOTE:
1. ALL POWER LEVELS ARE PK-SYNC +10% AURAL. FOR DTV LEVELS, SUBTRACT 3dBm.


A4 WAS 1227-1316. ADDED REFLECTED SAMPLE FROM A4-J6 TO A5-J5. ADDED AMPLIFIER POWER LEVELS. (SAK)			
BO	20112047	3/1/06	LRT
REV	ECO	DATE	APV

	THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.				TITLE B/D PA ASSEMBLY, 2KW DRIVER/ 10 W PA, LX SERIES				
	MATERIAL -----				DWN	RGE	11/17/04	DWG. NO.	REV
	FINISH -----				CHK	LRT	11/18/04	1305138	B0
					REL	LRT	11/18/04	D	SCALE --- SHEET 1 OF 1




DELETED C1, C2, L1, L2, U1, J3, & W1. MOVED W2 FROM J6-1,-2 TO J6 -2,-3. JKF			
3	8603	11/7/96	RAS
AT J2 W2 WAS W1. (TMY)			
2	8424	9/29/96	JCM
SWITCHED PINS 1 & 2 OF U2. (TMY)			
1	8368	8/27/96	RAS
REV	ECN	DATE	APV



THIS PRINT IS THE PROPERTY OF ITS CORP IT SHALL NOT BE COPIED WITHOUT PERMISSION				TITLE SCHEMATIC SWITCH BOARD (1527-1406)			
MATERIAL -----				DWN	DLM	6/3/96	DWG. NO.
FINISH -----				CHK	RAS	6/14/96	1527-3406
				REL	RAS	6/14/96	3
				B	SCALE --	SHEET 1 OF 1	



SOT-23 PACKAGE REFERENCE



MAV-11 PACKAGE REFERENCE




NOTES:

- 1) 160nH = 7T #20 AWG .25" DIA.
95nH = 5T #20 AWG .25" DIA.
15nH = 2T #20 AWG .125" DIA.
10nH = 1T #20 AWG .125" DIA.
- 2) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED.
- 3) ALL CAPACITORS ARE IN uF UNLESS OTHERWISE NOTED.
- 4) ALL INDUCTORS ARE IN uH UNLESS OTHERWISE NOTED.

ADDED C60 & C54 WAS 47uF/20V. (RFB)	2	12/22/97	DWB
R25, 32, 35, 36, & 40 WAS 27ohm. R27, 30, 34, 37, & 39 WAS 100ohm 1W. ADDED +9V TO BD. AT J1 - +9V WAS +12V. JKF	1	12/22/97	DWB
REV	ECO	DATE	APV



THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.			
TITLE: SCHEMATIC - UHF GENERATOR BOARD (1585-1265)			
MATERIAL	DWN	JKF	12/8/97
FINISH	CHK	DWB	12/22/97
DWG. NO. 1585-3265		REV 2	
REL	DWB	12/22/97	D
SCALE	SHEET 1 OF 1		



* PRINTED COMPONENT
 ○ FACTORY SET VALUE

PC BOARD LAYOUT SEE
 51-5379-309-00 (2)

NOTE:
 1) C47 IS LOCATED IN THE R3 POSITION ON THE PCB.
 C48 IS LOCATED IN THE R6 POSITION ON THE PCB.

DELETED PTF10159 P/N FROM LDMOS. ADDED C23,C24 & C27. CDD/CR			
CO	20110221	5/17/02	RE
R15 AND R16 WERE 680 OHMS. PWN			
BO	20100316	04/02/02	LRT
REV	ECO	DATE	APV

ADDED NOTE 1. JKF	GO 201121511/13/07 LRT
R15 & R16 WERE 820 OHM. JKF	EO 201139815/7/06 LRT
RG WAS 50. RGE	EO 201070815/14/03 LRT
CHANGE R3 FROM A. 2.2 OHM	RESISTOR TO C47. SM. CAP. 100PF, 500WVDC.
CHANGE R6 FROM A. 2.2 OHM	RESISTOR TO C48. SM. CAP. 100PF, 500WVDC.
CHANGE R4 FROM A. 2.2 OHM	RESISTOR TO 15906000SMT. SM., RES., 10 OHM 5%.
CHANGE R5 FROM A. 2.2 OHM	RESISTOR TO 15906000SMT. SM., RES., 10 OHM 5%.
CHANGE R6 FROM A. 2.2 OHM	RESISTOR TO 15906000SMT. SM., RES., 10 OHM 5%.
CHANGE C17 FROM A. 47PF CAP	FIXED CERAMIC. 47 PF TO 15906160SMT. SM. CAP. .001 UF, 50 WVDC.
CHANGE C18 FROM A. 47PF CAP	FIXED CERAMIC. 47 PF TO 15906160SMT. SM. CAP. .001 UF, 50 WVDC.
ADD C23. 1301246. SM. CAP. 47MF. 50V. LOW ESR.	
ADD C24. 1301246. SM. CAP. 47MF. 50V. LOW ESR.	
ADD C25. 15906161SMT. SM. CAP. .01 UF, 50 WVDC.	
ADD C26. 15906161SMT. SM. CAP. .01 UF, 50 WVDC. PWN	



THIS PRINT IS THE PROPERTY OF AXCERA, IT SHALL NOT BE COPIED WITHOUT PERMISSION.			
MATERIAL			
FINISH			
TITLE	AMPLIFIER MODULE		
DWN	PWN 04/01/02	DWG. NO.	REV
CHK	LRT 04/03/02	51-5379-309-00 WSP	GO
REL	LRT 04/03/02	D SCALE	SHEET 1 OF 1