

**LinkaNet Labs**  
**FCC Part 15, Certification Application**  
**FIRELINK 2000**

**June 22, 2000**

# MEASUREMENT/TECHNICAL REPORT

COMPANY NAME: LinkaNet Labs

MODEL: FIRELINK 2000

FCC ID: 008LNL001

DATE: **June 22, 2000**

This report concerns (check one): Original grant X  
Class II change \_\_\_\_\_

Equipment type: Direct Sequence Spread Spectrum Transmitter

Deferred grant requested per 47 CFR 0.457(d)(1)(ii)?      yes\_\_\_\_\_ No X

If yes, defer until: \_\_\_\_\_  
date

N.A. agrees to notify the Commission by N.A.  
date

of the intended date of announcement of the product so that the grant can be issued on that date.

Report prepared by:

United States Technologies, Inc.  
3505 Francis Circle  
Alpharetta, GA 30004

Phone Number: (770) 740-0717  
Fax Number: (770) 740-1508

## **TABLE OF CONTENTS**

### **AGENCY AGREEMENT LETTER OF CONFIDENTIALITY**

#### **SECTION 1**

##### **GENERAL INFORMATION**

- 1.1 Product Description
- 1.2 Related Submittal(s)

#### **SECTION 2**

##### **TESTS AND MEASUREMENTS**

- 2.1 Configuration of Tested EUT
- 2.2 Test Facility
- 2.3 Test Equipment
- 2.4 Modifications
- 2.5 Test Procedure and Results
- 2.6 Antenna Description
- 2.7 Peak Power (Antenna Conducted at Antenna Terminal)
- 2.8 Antenna Conducted Spurious Emissions
- 2.9 Peak Radiated Spurious Emissions
- 2.10 Average Radiated Spurious Emissions
- 2.11 Minimum 6 dB Bandwidth
- 2.12 Power Spectral Density
- 2.13 Processing Gain
- 2.14 Power Line Conducted Emissions for Transmitter
- 2.15 Radiated Emissions for Digital Device & Receiver (if Applicable)
- 2.16 Power Line Conducted for Digital Device & Receiver (if Applicable)

#### **SECTION 3**

##### **LABELING INFORMATION**

#### **SECTION 4**

##### **BLOCK DIAGRAM(S)/ SCHEMATIC(S)**

#### **SECTION 5**

##### **PHOTOGRAPHS**

#### **SECTION 6**

##### **RF EXPOSURE INFO**

#### **SECTION 7**

##### **USER'S MANUAL**

## **LIST OF FIGURES AND TABLES**

- 1) Test Configuration
- 2) Photograph(s) for Spurious and Digital Device Emissions
- 3) Peak Power Output
- 4) Antenna Conducted Spurious Emissions
- 5) Peak Radiated Spurious Emissions
- 6) Average Radiated Spurious Emissions
- 7) Minimum 6 dB Bandwidth
- 8) Power Spectral Density

## **TABLES**

- 1) EUT and Peripherals
- 2) Test Instruments
- 3) Peak Power Output
- 4) Peak Radiated Spurious Emissions
- 5) Average Radiated Spurious Emissions
- 6) Power Spectral Density
- 7) Conducted Emissions Data (Transmitter)
- 8) Radiated Emissions Data (Digital Device)
- 9) Conducted Emissions Data (Digital Device)

# SECTION 1

## GENERAL INFORMATION

## GENERAL INFORMATION

### 1.1 Product Description

The Equipment Under Test (EUT) is a LinkaNet Labs, Model FIRELINK 2000. The FIRELINK 2000 is a Direct Sequence Spread Spectrum radio designed for point to point microwave applications for voice and sub-rate data connectivity. The radio is capable of 64, 128, 256, 384, or 512 kbps data rates. The tables shown on the following pages give the typical transmitter frequencies associated with data rate. The EUT may be powered by 120 VAC, -48 VDC, or +24 VDC.

```
Load PLL command:
testdrv bwfH1H2M1M2I1L2
```

Prescaler		P10164		L01	
CHANNEL	TX	LO1	TX	LO1	Notal
fcc64_0	2403.5	2123.5	2403.5	2123.5	4247
fcc64_1	2408.5	2128.5	2408.5	2128.5	4257
fcc64_2	2413.5	2133.5	2413.5	2133.5	4267
fcc64_3	2418.5	2138.5	2418.5	2138.5	4277
fcc64_4	2423.5	2143.5	2423.5	2143.5	4287
fcc64_5	2428.5	2148.5	2428.5	2148.5	4297
fcc64_6	2433.5	2153.5	2433.5	2153.5	4307
fcc64_7	2438.5	2158.5	2438.5	2158.5	4317
fcc64_8	2443.5	2163.5	2443.5	2163.5	4327
fcc64_9	2448.5	2168.5	2448.5	2168.5	4337
fcc64_10	2453.5	2173.5	2453.5	2173.5	4347
fcc64_11	2458.5	2178.5	2458.5	2178.5	4357
fcc64_12	2463.5	2183.5	2463.5	2183.5	4367
fcc64_13	2468.5	2188.5	2468.5	2188.5	4377
fcc64_14	2473.5	2193.5	2473.5	2193.5	4387

128k plan

Desired		Actual		LO2																															
Fref (MHz)	0.5	0.5		LSB													SYNTHESIZER REGISTERS													MSB		LOAD Hexadecimal			
Fxtal (MHz)	13	IF		R_Format	C1	C2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R18	R19	R20	L1	L2	M1	M2	H1	H2			
Flo2 (MHz)	560	280																																	
R lo2	26			R lo2	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	6	8	0	0	1	2		
P lo2	16			N lo2	1	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	1	0	0	1	8	C	1	0		
B lo2	70			R lo1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	6	A	0	0	1	2		
A lo2	0			N_ Format	C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16	N17	N18	N19	N20									

Load PLL command:  
loaddrv bwdH1H2M1M2L1L2

Prescaler		P lo1 64		LO1																																			
				LSB												SYNTHESIZER N REGISTER												MSB				LOAD Hexadecimal							
CHANNEL	TX	LO1	TX	LO1	Notif	A	B	C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16	N17	N18	N19	N20	L1	L2	M1	M2	H1	H2				
foc128_1	2406	2126	2406	2126	4262	26	66	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	7	3	8	4	1	0			
foc128_2	2416	2136	2416	2136	4272	48	66	1	1	0	0	0	1	1	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	C	3	8	4	1	0			
foc128_3	2426	2146	2426	2146	4282	4	67	1	1	0	0	1	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	1	0	1	0	1	3	8	6	1	0		
foc128_4	2436	2156	2436	2156	4312	24	67	1	1	0	0	1	1	0	0	1	1	0	0	0	0	1	0	0	0	0	0	1	0	0	6	3	8	6	1	0			
foc128_5	2446	2166	2446	2166	4332	44	67	1	1	0	0	1	1	0	1	1	0	1	0	0	0	1	0	0	0	0	0	1	0	0	B	3	8	6	1	0			
foc128_6	2456	2176	2456	2176	4362	0	68	1	1	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	0	3	8	8	1	0			
foc128_7	2466	2186	2466	2186	4372	20	68	1	1	0	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	0	5	3	8	8	1	0			
foc128_8	2474.5	2194.5	2474.5	2194.5	4386	37	68	1	1	1	0	1	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	6	7	8	8	1	0			
Desired		Actual		CTRL		A												B												PRG									



256k plan

Desired			Actual			L02																																
Fref (MHz)	0.5	0.5			SYNTHESIZER REGISTERS																												MSB		LOAD Hexadecimal			
Fxtal (MHz)	13	IF			R1 Format	C1 C2 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20			L1	L2	M1	M2	H1	H2																								
Flo2 (MHz)	560	280			R lo2	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0			5	6	0	0	1	2							
R lo2	26				N lo2	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0			0	1	6	C	1	0						
P lo2	16				R lo1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0			6	A	0	0	1	2						
B lo2	70				N Format	C1 C2 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14 N15 N16 N17 N18 N19 N20																																
A lo2	0																																					

Load PLL command:  
testdrv bwrH1H2M1M2L1L2

Prescaler		P lo1 64		L01																																			
				SYNTHESIZER N REGISTER																								MSB		LOAD Hexadecimal									
				L9B																						N9B		L1		L2		M1		M2		H1		H2	
				C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16	N17	N18	N19	N20														
CHANNEL	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX	LO1	TX						
fcc256_1	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131	2411	2131					
fcc256_2	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141	2421	2141					
fcc256_3	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151	2431	2151					
fcc256_4	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161	2441	2161					
fcc256_5	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171	2451	2171					
fcc256_6	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181	2461	2181					
fcc256_7	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188	2468	2188					
				Desired		Desired		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual		Actual							
																																</							

[illegible]

## Desired Actual

SYNTHESIZER REGISTERS		L3B		MSB																				LOAD Hexadecimal							
		R Format	C1	C2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R18	R19	R20	L1	L2	M1	M2	H1	H2	
R <sub>Lo2</sub>	IF		0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	8	8	0	0	1	2
P <sub>Lo2</sub>	280		1	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	0	0	0	1	0	0	1	8	C	1	0	
R <sub>Hi1</sub>			0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	5	A	0	0	1	2
N Format			C1	C2	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16	N17	N18	N19	N20							

```
Load PLL command:
testdrv bwfH1H2M1M2L1L2
```

104

[illegible]

## **1.2 Related Submittal(s)/Grant(s)**

The EUT will be used with part of a system to send/receive data. The transceiver presented in this report will be used with other like transceivers.

The EUT is subject to the following authorizations:

- a) Certification as a transmitter
- b) Verification as a digital device

The information contained in this report is presented for the certification & verification authorization(s) for the EUT.