

## **6018 Digital Board Hardware Description**

### **A) Overview**

The 2 or 4-line multi-lingual display Pager is a POCSAG pager. It has four keys and 128 x 33 pixels LCD display. It is controlled by ART AR8512-3206 8-bits MCU. The POCSAG data is received by the POCSAG decoder and will store to the memory (RAM) of the MCU. The block diagram of digital module is shown in figure 1. The user can use the key to read the received message. The message will display on LCD glass page by page. When the new user message is arrived, the pager can set the alert signals to user such as buzzing sound or vibration from vibrator.

### **B) POCSAG decoder**

The POCSAG decoder is built in MCU. It is mainly used to connect between RF module and digital module. The decoder will control the RF module ON & OFF and receive the FSK data. The decoder will decode the FSK signal and acknowledge to the MCU if CAP code is correct. When the new message arrive, the decoder will generate the interrupt to the MCU. The decoder will also generate the low battery signal to the MCU if voltage is below 1.1V. The 76.8K Hz crystal is used to drive the POCSAG decoder.

### **C) MCU**

The core MCU is ART AR8512-3206 which will handle all the work of pager. The MCU has initial procedures that read the initial setting from EEPROM and setup the I/O device. The MCU will receive the RF signal through RF board and POCSAG decoder. After MCU receive the signal with respect address, it will turn the buzzer on or motor on to acknowledge the user. The user can access the pager by the key input to read the message from the LCD. The 76.8 KHz crystal is used to drive the MCU. The DC/DC converter is used to step up the battery voltage 1.5V to supply voltage 2.7V for MCU, decoder and EEPROM operation. A RC reset circuit is used to reset the MCU.

### **D) I/O DEVICE**

LCD -	The fully ON LCD display profile is shown on the block diagram. It contains 128 x 33 pixels. It can be checked in the self-test mode.
EEPROM -	93C46, 1K bit serial EEPROM, is used to save the initial setting.
Buzzer & Motor -	is used to acknowledge the user.
Lamp -	is used to see the LCD in darkness place.

**E) Frequency of the first and second local oscillator**

The frequency of the first local oscillator is calculated by the formula :

$$\text{First local oscillator frequency} = \frac{\text{Operation frequency} - 21.4 \text{ M}}{12}$$

- e.g. 1. For 928 MHz pager sample, the frequency generated from the local oscillator is 75.55 MHz and its harmonic.
2. For 932 MHz pager sample, the frequency generated from the local oscillator is 75.883 MHz and its harmonic.
3. For 930 MHz pager sample, the frequency generated from the local oscillator is 75.716 MHz and its harmonic.

The second local oscillator is fixed at 20.945MHz.

**Technical Description and Block diagram of 6018 pager - RF part****A) Theory of Operation**

The RF demodulation process is based on conventional double conversion superheterodyne method. The first IF (intermediate frequency) is selected to be 21.4MHz. The second IF is 455KHz. The demodulation process is done by the FM-IF IC (KA8514) or TA31145. The FM-IF IC includes voltage regulator, low battery detection circuit, mixer, oscillator, FSK comparator and limiting IF amplifier. The operation principles of this paging receiver are depicted in Figure 2 and the schematics.

**B) Antenna Circuit and Amplifier**


Antenna of the pager is constructed by silver plated copper loop. By proper tuning a variable capacitor, the loop antenna will be matched to the amplifier and hence the signal picked up would be amplified. The amplified RF signal is then applied to a mixer through a wide-band SAW filter. The SAW filter is mainly used for first image signal suppression.

**C) First Local Oscillator and Mixer**

The oscillating signal is generated by a crystal oscillator with one stage of frequency multiplier. The LO signal is then mixed with the RF signal by mixer to generate the 21.4MHz IF signal. The 21.4MHz crystal filter is used to filter the 21.4MHz IF signal with second image rejection purpose.

**D) FM-IF Circuit**

The FM-IF IC converts the 21.4MHz IF signal to 455KHz second IF by the internal second mixer with externally connected crystal of either 20.945MHz. Ceramic filters are used to improve the adjacent channel rejection response. The 455KHz IF signal will then be amplified, limited and discriminated by a ceramic resonator to the base-band analogue signal. Inside the chip there is a level comparator for converting the analogue signal to the digital data. Besides, the chip can power up the whole RF front end with a regulated 1Vdc. With the low voltage alarm function, the MCU can detect the battery from running flat.



**Figure 2: Block diagram of 2-level FSK RF demodulation architecture.**