FCC ID: O3U-98161R

Technical Description:

The brief circuit description is listed as follows:

For Main Unit:

- L3, VC3, C13 & C19 act as Antenna & Matching Circuit.
- L2, VC2, C63 & C66 act as Antenna & Matching Circuit.
- L4, VC4, C14 & C21 act as Antenna & Matching Circuit.
- U1 HL5233, X1 and associated circuit act as RFID Reader (Mouth) and 13.56 MHz Oscillator.
- U2 HL5233, X5 and associated circuit act as RFID Reader (Dress) and 13.56 MHz Oscillator.
- U10 HL5233, X2 and associated circuit act as RFID Reader (Bottom) and 13.56 MHz Oscillator.
- U3 RSC4128, X3, X4 and associated circuit act as Speech Recognition and Analog I/O Mixed Signal Processor.
- U5 AT24C04N and associated circuit act as EEPROM.
- U6 MM74HC08 and associated circuit act as Logic Gate.
- U9 MX29LV320BTC and associated circuit act as Flash Memory.
- U7 MM74HC374 and associated circuit act as 3-State Octal D-Type Flip Flop for Motor Control.
- Q1, Q2, Q5, Q6, Q9, Q10 and associated circuit act as Motor Driver for Eye Motor.
- Q3, Q4, Q7, Q8, Q11, Q12 and associated circuit act as Motor Driver for Mouth Motor.
- U4 SPY0030A and associated circuit act as Amplifier for Speaker.
- SP1 and associated circuit act as Speaker.
- P1 and associated circuit act as Microphone.
- PB3, PB5, SW1, SW3, LH, SW7 and associated circuit act as Control Buttons.

For Tags:

- L1, C2 and associated circuit act as Antenna.
- U11 HL5230 and associated circuit act as RFID Tag.

Antenna Used:

A loop antenna has been used.



Features

- Low standby current.
- Low power consumption.
- Simple application circuit.
- Stable performance.
- The system and oscillator can be enable separately.
- 3 kinds of decoder outputs.
- Level hold mode and one-shot trigger mode.
- High active and low active output selectable.

Applications

- Toy RFID.
- Asset control.
- Contactless entry control.
- Education.


General Description


HL5233 is a CMOS IC used to perform the function of a RFID Reader. A RFID contains two parts: RFID TAG (HL5230) and RFID Reader (HL5233). HL5233 contains of a 13.56MHz crystal oscillator, a 13.56MHz output buffer, a preamplifier and data decoder. The output buffer drives an antenna which can transmits RF signal to the RFID TAG.

If TAG is close enough to the Reader, the encoder of TAG will send out a data train. The data train is used to modulate the RF signal in the TAG, and the amplitude of RF signal in the Reader will be modulated also. Preamplifier is used to amplify the modulating signal. The decoder is used to decoder the encoded data transmitted from TAG.

There are three kinds of output data: Synchronous, Asynchronous and Direct drive outputs. In order to interface to most of power Speech IC, the data rate of the outputs is slower than the data rate of the RFID TAG.

Block Diagram





Absolute Maximum Ratings

Power Supply 5V

Input Voltage......VSS-0.3V to VDD+0.3V

Electrical Characteristics

| SYSTEM | DESCRIPTION | TEST | | LIMIT | | |
|--------|----------------------------------|-----------|---------|-------|---------|------|
| | | CONDITION | MIN. | TYP. | MAX. | UNIT |
| VDD | Supply Voltage | | 3 | 4.5 | 5 | V |
| VIL | Input Voltage Low | VDD=4.5V | | | 0.3*VDD | V |
| VIH | Input Voltage High | VDD=4.5V | 0.7*VDD | | | V |
| VOSC | Oscillator Starting Voltage | | | 2.2 | | V |
| IOP1 | Operating Current 1 | VDD=4.5V | | 19* | | mA |
| IOP2 | Operating Current 2 (Driver Off) | VDD=4.5V | | 0.4 | | mA |
| IST | Stand-by Current | VDD=4.5V | | 0.5 | | uA |

^{*} IOP depends on external coil.

Functional Description

There are three major function provided by HL5233: support a 13.56MHz driver, to transform DATA Bit rate for easy interface with MCU or power Speech IC and to provide direct decoder output.

After received the modulating signal from the RFID TAG, the modulating signal is amplified and filtered by preamplifier. There is decoder and error detector built in the HL5233. The decoded output can be sent to output pin directly, or encoded again at a slower bit rate. When PLAYMODE = 1, there are 8 direct output provided. Besides the 3 bits which is used as decoder inputs, there is 1 bit, which is used as parity check bit. The output will be activated only when parity is correct. In HL5233 even parity is used, Bit0~Bit2 is used as decoder input and Bit7 is parity Bit.

OENB is coil driver enable pin. When OENB=0, coil driver is off, while others circuit still work.

RSC-4128

Speech Recognition Processor

Data Sheet

General Description

The RSC-4128 represents Sensory's next generation speech and analog I/O mixed signal processor. The RSC-4128 is designed to bring advanced speech I/O features to cost sensitive embedded and consumer products. Based on an 8-bit microcontroller, the RSC-4128 integrates speech-optimized digital and analog processing blocks into a single chip solution capable of accurate speech recognition; high quality, low data-rate compressed speech; and advanced music. Products can use one or all features in a single application.

The RSC-4128 supports Sensory Speech™ 7 technology, which includes advanced algorithms that add features and improve performance. Capable of running both new HMM and enhanced neural network technologies, accuracy in all kinds of noise is dramatically improved. New Speaker Verification technology is perfect for voice password security applications that must work in noisy environments. New high quality compressed speech technology reduces data rates by 5 times. New 8 voice MIDI-compatible music includes drum tracks, effectively increasing instruments beyond 8. Simultaneous music and speech rounds out the Sensory Speech™ 7 technology.

The RSC-4128 also supports the revolutionary capability of creating speaker independent recognition sets by simply typing in the desired recognition vocabulary! A few keystrokes creates a recognition set in seconds without the wait or cost of recording sessions to train the recognizer, speeding time to sales.

A new and unique Audio Wakeup feature listens while the RSC-4128 is in power down mode. When an audio event such as a clap or whistle occurs, Audio Wakeup will wakeup the RSC-4128 for speech or application tasks. Audio Wakeup is perfect for battery applications that require continuous listening and long battery life.

In addition to improved recognition performance, the RSC-4128 provides further on-chip integration of features. A complete speech I/O application can be built with as few additional parts as a clock crystal, speaker, microphone, and few resistors and capacitors.

Moreover, the RSC-4128 provides an unprecedented level of cost effective system-on-chip (SOC) integration, enabling many applications that require DSP and/or audio processing. The RSC-4128 may be used as a general-purpose mixed signal processor platform for custom algorithms, technologies and applications.

Features

Full Range of Sensory Speech™ 7 Capabilities

- ▶ Enhanced Word Spotting capability (10 SI or 4 SD words) in parallel
- Noise robust Speaker Independent, Dependent & Continuous Listening recognition
- Speaker Verification (SVWS) Noise robust voice biometric security
- ▶ High quality, 3.7-7.8 kbps speech synthesis & sound effects with Sensory "SX" synthesis technology
- ▶ 8 voice MIDI-compatible music synthesis coincident with speech; drum track feature enables additional voices
- Voice record & playback
- ▶ Audio Wakeup from sleep

Integrated Single-Chip Solution

- ▶ 8-bit microcontroller
- ▶ ROMless, 128KByte and 256KByte ROM options
- ▶ 16 bit ADC, 10 bit DAC and microphone pre-amplifier
- ▶ Independent, programmable Digital Filter engine
- ▶ 4.8 KBytes total RAM (256Bytes "user" application RAM)
- Five timers (3 GP, 1 Watchdog, 1 Multi Tasking)
- Twin-DMA, Vector Math accelerator, and Multiplier
- ▶ Built-in Analog Comparator Unit (4 inputs)
- ▶ External memory bus: 20-bit Address(1Mbyte), 8-bit Data
- ▶ On chip storage for SD, SV, templates (10 templates)
- ▶ Code security through no ROM dump capability
- → Uses low cost 3.58MHz crystal (internal PLL)
- Low EMI design for FCC and CE requirements
- ▶ 24 configurable I/O lines with 10 mA (typical) outputs
- > Fully nested interrupt structure with up to 8 sources
- → Optional Real Time Clock

Long Battery Life

- → 2.4 3.6V operation
- ▶ 12mA (typical) operating current at 3V
- 2 low power modes; 1 μA typical sleep current

Full Suite of Quick & Powerful Tools

- Quick Text-to-SI (T2SI) text entry to build noise robust SI recognition sets -- low cost & push-button -- no recording!
- > Quick Synthesis for push-button speech compression
- Integrated Development Environment, C Compiler, Debugger & In Circuit Emulator from Phyton, Inc.


RSC-4128 Overview

The RSC-4128 is a member of the Interactive Speech™ line of products from Sensory. It features a high-performance 8-bit microcontroller with on-chip ADC, DAC, preamplifier, RAM, ROM (except on ROM-less version), and optimized audio processing blocks. The RSC-4128 is designed to bring a high degree of integration and versatility into low-cost, power-sensitive applications. Various functional units have been integrated onto the CPU core in order to reduce total system cost and increase system reliability.

The RSC-4128 operates in tandem with Sensory Speech™ 7 firmware, an ultra compact suite of recognition and synthesis technologies. This reduced software footprint enables, for example, products with over 150 seconds of compressed speech, multiple speaker dependent and independent vocabularies, speaker verification, and all application code built into the RSC-4128 as a single chip solution. Revolutionary Text-to-Speaker-Independent (T2SI) technology allows the creation of SI recognition sets by simply entering text.

The CPU core embedded in the RSC-4128 is an 8-bit, variable-length-instruction microcontroller. The instruction set is similar to the 8051 microcontroller, and has a variety of addressing mode, *MOV* and 16 bit instructions. The RSC-4128 processor avoids the limitations of dedicated A, B, and DPTR registers by having completely symmetrical sources and destinations for all instructions.

The RSC-4128 provides a high level of on-chip features and special DSP engines, providing a very cost effective mixed signal platform for general-purpose applications and development of custom algorithms. The full suite of industry standard tools for easy product development makes the RSC-4128 an ideal platform for consumer electronics.



Data Sheet RSC-4128

Speech Technologies

Speech Recognition

The RSC-4128 is designed to support HMM (Hidden Markov Modeling) as well as Neural Network technologies provided in Sensory Speech™ 7 firmware, to perform speaker independent (SI) speech recognition. Speaker independent recognition requires on-chip or off-chip ROM to store the words to be recognized.

Speaker dependent (SD) recognition requires programmable memory to store personalized speech templates. This programmable memory may be on-chip SRAM or off-chip Serial EEPROM, Flash Memory, or SRAM.

The RSC-4128 has several additional speech recognition features as described below:

- Speaker Independent recognition requires no user training. The RSC-4128 can recognize up to 20 words in an active set (number of sets is limited only by internal ROM or external memory size). Text-to-SI (T2SI) recognition, based on HMM technology, allows creation of SI recognition sets in seconds by simply typing in the vocabulary desired, with no costs or delays associated with recording and training the recognizer.
- Speaker Dependent recognition allows the user to create names for products or customize vocabularies. Up to 100 words can be recognized in an active set (number of sets is limited only by internal ROM or external memory size). The RSC-4128 can store up to 10 SD words in on-chip SRAM.
- > Continuous Listening allows the chip to continuously listen for a specific trigger word. With this feature, a product "activates" when a specific word is spoken, framed by quiet before and after. Continuous listening provides the lowest false fire rate for trigger words.
- Word Spotting allows the chip to continuously recognize for up to 10 SI or 5 SD words at a time. In word spotting mode, the word(s) to be recognized may be spoken in the middle of speech.

Speaker Verification

The RSC-4128 also supports Sensory's speaker verification (SV) technology – the most successful biometric security on the market. After a speaker trains the chip on a specific word or words, the chip is able to identify whether a particular word is spoken by the original speaker. The RSC-4128 can store up to 10 SV templates on-chip, or more with external programmable memory.

Speech and Music Synthesis

The RSC-4128 provides high-quality speech synthesis using state-of-the-art frequency domain techniques in Sensory's new "SX" synthesis technology. Typical data rates for SX are approximately 6000 bits per second. One may select various data rates from approximately 3.7 to 7.8Kbps to manage speech quality versus allotted memory.

Speech, music and sound effects may also be produced using the RSC-4128 8 bit, 58Kbps or 4 bit, 30Kbps compression technologies.

The RSC-4128 provides high-quality, eight-voice, wave table music synthesis which allows multiple, simultaneous instruments for harmonizing. The RSC-4128 uses a MIDI-like system to generate music. One or more of the eight voices may be speech playback instead of music. One or more of the eight voices may be a drum track comprising multiple drums. In effect, this allows the number of simultaneous instruments to exceed 8.

Speech and music synthesis requires on-chip or off-chip ROM to store data for synthesis playback. Easy to use tools allow the developer to record and compress their own voice talents and create with the push of a button, or to create their own MIDI scores and instruments.

Record and Playback

The RSC-4128 can perform speech record and playback (sometimes called "voice memo") at various compression levels depending on the quantity and quality of playback desired. Data rates less than 14,000 bits per second are achievable while maintaining very high quality reproduction. The record and playback technology also performs silence removal to improve sound quality and reduce memory requirements.

RSC-4128 Architecture

The RSC-4128 is a highly integrated speech and analog I/O mixed signal processor that combines:

- ▶ 8-bit microcontroller with enhanced instructions and interrupt control, superior register architecture, independent Digital Filter engine and "L1" Vector Math Accelerator
- Don-chip ROM and RAM (4.8 Kbytes), and the ability to address off-chip RAM, ROM, EPROM or Flash.
- ▶ Input microphone preamp and 16 bit Analog-to-Digital Converter (ADC) for speech and audio/analog input
- 10 bit Digital-to-Analog Converter (DAC), and 10 bit Pulse Width Modulator (PWM) to directly drive a speaker or other analog device
- Low power Audio Wakeup from power down mode, when a selected audio event, such as clap or whistle, occurs

The RSC-4128 has 20-bit address and 8-bit data busses for interfacing with external memory. It includes an -XM input pin capable of enabling or disabling the internal ROM.

NOTE: Neither the -XM input pin nor the extended memory busses are available on 64-lead LQFP packaged versions of the RSC-4128 with internal ROM. These are available on the die and 100 LQFP versions

Three bi-directional ports provide 24 configurable, general-purpose I/O pins to communicate with or control external devices with a variety of source and sink currents. Up to 4 of these I/O may be used as programmable Analog Comparator inputs. 16 may be used as I/O wakeup.

The RSC-4128 has a high frequency (14.32 MHz) clock as well as a low frequency (32,768 Hz) clock. The processor clock can be selected from either source, with a selectable divider value. The device performs speech recognition when running at 14.32 MHz. The RSC-4128 also supports programmable wait states to allow the use of slower memory.

OSC1 is a very low-cost 3.58 MHz crystal oscillator which is used by a 4X PLL to generate the 14.32MHz

6

RSC-4128 Internal Block Diagram Af19:01 D[7:0] PRE-AMP RDF_ EXTERNAL MICIN2 FILTER MEMORY AUDIO WAKEUP WRC_ INTERFACE RDR_ PRE-AMP WRD_ MICIN 1 ADC DECIMATION DACOUT FILTER DAC ANALOG 7 CONTROL 2K x 8 SRAMY1 PWM0 PULSE WIDTH 2K x 8 SRAMY2 PWM1 MODULATION 11 1111231212121212121212121 896 x 8 SRAM 0801 nearment ann an XI1,XQ1 MT TIMER 16 STACK SPACE TIMER1 PLL / TIMER3 CLOCK UNIT CPU *********** LOGIC TIMER2 INTERNAL ROM PLLEN NTERRUPT WDT XI2.XO2 0 -- 1024K x 8 OSC2 PWM1 RCOSC2 CONTROL THESET_ P0,0-P0.7 BREAK POINT REGISTER i.ics.esik.e BRKPT LOGIC COMP P2.0-P2.7 ROM BIST/ TEST LOGIC PS PS

clock. The OSC2 oscillator provides the options of using an external crystal or its own internal RC devices (no external components required for the internal RC mode).

There are three programmable, general-purpose 8-bit counters / timers – Timers 1 and 3 are derived from OSC1, and Timer2 from OSC2. There is also a Watchdog timer that may be used to exit an undesired condition in program flow, and Multi-tasking timer to allow chip operations to share resources in parallel.

Data Sheet RSC-4128

A single chip speech I/O solution may be created with the RSC-4128. An external microphone passes an audio signal to the preamplifier and ADC to convert the incoming speech signal into digital data. Speech features are extracted using the Digital Filter engine. The microcontroller CPU processes these speech features using speech recognition algorithms in firmware, with the help of the "L1" Vector Accelerator and enhanced instruction set. The resulting speech recognition results may be used to control the consumer product application code, or to output speech or audio in the form of a dialog with the user of the consumer product. If desired, the output speech or audio signal from the RSC-4128 is generated by a DAC for external amplification into a speaker, or a PWM capable of directly driving a speaker at typical consumer product volumes. A typical product will require about \$0.30 - \$1.00 (in high volume) of additional components, in addition to the RSC-4128.

The RSC-4128 also provides a very cost effective mixed signal platform for general-purpose applications and development of custom algorithms. A typical general purpose application will require about \$0.30 - \$0.50 (in high volume) of additional components, in addition to the RSC-4128.



MX29LV320T/B

32M-BIT [4M x 8/2M x 16] SINGLE VOLTAGE 3V ONLY FLASH MEMORY

FEATURES

GENERAL FEATURES

- 4,194,304 x 8 / 2,097,152 x 16 switchable
- · Sector Structure
 - 8K-Byte x 8 and 64K-Byte x 63
- · Extra 64K-Byte sector for security
- Features factory locked and identifiable, and customer lockable
- · Twenty-Four Sector Groups
 - Provides sector group protect function to prevent program or erase operation in the protected sector group
 - Provides chip unprotect function to allow code changing
 - Provides temporary sector group unprotect function for code changing in previously protected sector groups
- · Single Power Supply Operation
 - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 250mA from -1V to Vcc + 1V
- · Low Vcc write inhibit is equal to or less than 1.4V
- · Compatible with JEDEC standard
 - Pinout and software compatible to single power supply Flash

PERFORMANCE

- · High Performance
 - Fast access time: 70/90/120ns
 - Fast program time: 7us/word, 210s/chip (typical)
 - Fast erase time: 1.6s/sector, 112s/chip (typical)

- · Low Power Consumption
 - Low active read current: 10mA (typical) at 5MHz
 - Low standby current: 200nA (typical)
- · Minimum 100,000 erase/program cycle
- 10-year data retention

SOFTWARE FEATURES

- · Erase Suspend/ Erase Resume
 - Suspends sector erase operation to read data from or program data to another sector which is not being erased
- Status Reply
- Data polling & Toggle bits provide detection of program and erase operation completion
- · Support Common Flash Interface (CFI)

HARDWARE FEATURES

- Ready/Busy (RY/BY) Output
- Provides a hardware method of detecting program and erase operation completion
- · Hardware Reset (RESET) Input
 - Provides a hardware method to reset the internal state machine to read mode
- WP/ACC input pin
 - Provides accelerated program capability

PACKAGE

- 48-Pin TSOP
- 48-Ball CSP

GENERAL DESCRIPTION

The MX29LV320T/B is a 32-mega bit Flash memory organized as 4M bytes of 8 bits and 2M words of 16 bits. MXIC's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The MX29LV320T/B is packaged in 48-pin TSOP and 48-ball CSP. It is designed to be reprogrammed and erased in system or in standard EPROM programmers.

The standard MX29LV320T/B offers access time as fast as 70ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the MX29LV320T/B has separate chip enable (CE) and output enable (OE) controls.

MXIC's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The MX29LV320T/B uses a command register to manage this functionality.

MXIC Flash technology reliably stores memory contents even after 100,000 erase and program cycles. The MXIC cell is designed to optimize the erase and program mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling.





The MX29LV320T/B uses a 2.7V to 3.6V VCC supply to perform the High Reliability Erase and auto Program/Erase algorithms.

The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamperes on address and data pin from -1V to VCC + 1V.

AUTOMATIC PROGRAMMING

The MX29LV320T/B is byte/word programmable using the Automatic Programming algorithm. The Automatic Programming algorithm makes the external system do not need to have time out sequence nor to verify the data programmed. The typical chip programming time at room temperature of the MX29LV320T/B is less than 36 seconds.

AUTOMATIC PROGRAMMING ALGORITHM

MXIC's Automatic Programming algorithm require the user to only write program set-up commands (including 2 unlock write cycle and A0H) and a program command (program data and address). The device automatically times the programming pulse width, provides the program verification, and counts the number of sequences. A status bit similar to DATA polling and a status bit toggling between consecutive read cycles, provide feedback to the user as to the status of the programming operation.

AUTOMATIC CHIP ERASE

The entire chip is bulk erased using 50 ms erase pulses according to MXIC's Automatic Chip Erase algorithm. Typical erasure at room temperature is accomplished in less than 50 seconds. The Automatic Erase algorithm automatically programs the entire array prior to electrical erase. The timing and verification of electrical erase are controlled internally within the device.

AUTOMATIC SECTOR ERASE

The MX29LV320T/B is sector(s) erasable using MXIC's Auto Sector Erase algorithm. Sector erase

modes allow sectors of the array to be erased in one erase cycle. The Automatic Sector Erase algorithm automatically programs the specified sector(s) prior to electrical erase. The timing and verification of electrical erase are controlled internally within the device.

AUTOMATIC ERASE ALGORITHM

MXIC's Automatic Erase algorithm requires the user to write commands to the command register using standard microprocessor write timings. The device will automatically pre-program and verify the entire array. Then the device automatically times the erase pulse width, provides the erase verification, and counts the number of sequences. A status bit toggling between consecutive read cycles provides feedback to the user as to the status of the programming operation.


Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. During a system write cycle, addresses are latched on the falling edge, and data are latched on the rising edge of WE.

MXIC's Flash technology combines years of EPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MX29LV320T/B electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes/words are programmed by using the EPROM programming mechanism of hot electron injection.

During a program cycle, the state-machine will control the program sequences and command register will not respond to any command set. During a Sector Erase cycle, the command register will only respond to Erase Suspend command. After Erase Suspend is completed, the device stays in read mode. After the state machine has completed its task, it will allow the command register to respond to its full command set.



BLOCK DIAGRAM





September 1983 Revised February 1999

MM74HC374 3-STATE Octal D-Type Flip-Flop

General Description

The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time require-ments, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical propagation delay: 20 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current; 80 µA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads


Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| MM74HC374WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| MM74HC374SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HC374MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HC374N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Devices also available in Tape and Reel, Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP



Top View

Truth Table

| Output | Clock | Data | Output |
|---------|-------|------|--------|
| Control | | | |
| L | 1 | Н | Н |
| Ł | 1 | L. | L |
| L | L | x | Q_0 |
| н | х | х | Z |

- H = HIGH Level L = LOW Level
- X = Don't Care

 1 = Transition from LOW-to-HIGH

Z = High impedance State Q_0 = The level of the output before steady state input conditions were established

Features

- · Low-voltage and Standard-voltage Operation
 - $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
 - $-1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K)
- · 2-wire Serial Interface
- · Schmitt Trigger, Filtered Inputs for Noise Suppression
- · Bi-directional Data Transfer Protocol
- 100 kHz (1.8V) and 400 kHz (2.5V, 2.7V, 5V) Compatibility
- · Write Protect Pin for Hardware Data Protection
- · 8-byte Page (1K, 2K), 16-byte Page (4K, 8K, 16K) Write Modes
- · Partial Page Writes are Allowed
- · Self-timed Write Cycle (5 ms max)
- · High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Automotive Grade, Extended Temperature and Lead-free/Halogen-free Devices Available
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP, 5-lead SOT23, 8-lead TSSOP and 8-ball dBGA2™ Packages

Description

The AT24C01A/02/04/08/16 provides 1024/2048/4096/8192/16384 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 128/256/512/1024/2048 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24C01A/02/04/08/16 is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP, 5-lead SOT23 (AT24C01A/AT24C02/AT24C04), 8-lead TSSOP and 8-ball dBGA2 packages and is accessed via a 2-wire serial interface.

A0 ☐

A1 ☐ 2


A2 ☐ 3

GND ☐ 4

8-lead TSSOP

Pin Configurations

| Pin Name | Function | |
|----------|--------------------|--|
| A0 - A2 | Address Inputs | |
| SDA | Serial Data | |
| SCL | Serial Clock Input | |
| WP | Write Protect | |
| NC | No Connect | |
| GND | Ground | |
| vcc | Power Supply | |




8 🗆 VCC


7 D WP

6 🗆 SCL

5 SDA







8-lead SOIC

□ VCC □ WP

SCL

□ SDA

7

A0 [__

A1 □ 2

A2 [

GND [



2-wire Serial EEPROM

1K (128 x 8)

2K (256 x 8)

4K (512 x 8)

8K (1024 x 8)

16K (2048 x 8)

AT24C01A AT24C02 AT24C04 AT24C08⁽¹⁾ AT24C16⁽²⁾

- Note: 1. This device is not recommended for new designs. Please refer to AT24C08A.
 - This device is not recommended for new designs. Please refer to AT24C16A.

0180Q-SEEPR-1/04





In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions.


Absolute Maximum Ratings

| Operating Temperature55°C to +125°C |
|--|
| Storage Temperature65° C to +150° C |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V |
| Maximum Operating Voltage 6.25V |
| DC Output Current |

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01A and the AT24C02. As many as eight 1K/2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is a no connect.

The AT24C08 only uses the A2 input for hardwire addressing and a total of two 8K devices may be addressed on a single bus system. The A0 and A1 pins are no connects.

The AT24C16 does not use the device address pins, which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects.

WRITE PROTECT (WP): The AT24C01A/02/04/16 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in the following table.

| WP Pin | Part of the Array Protected | | | | | |
|--------------------|------------------------------|--------------------|--------------------|---------------------------------------|--------------------------------|--|
| Status | 24C01A | 24C02 | 24C04 | 24C08 ⁽¹⁾ | 24C16 ⁽²⁾ | |
| At V _{CC} | Full (1K) Array | Full (2K) Array | Full (4K) Array | Normal Read/ Write Operation | Upper Half (8K) Array | |
| At GND | Normal Read/Write Operations | | | | | |

Notes: 1. This device is not recommended for new designs. Please refer to AT24C08A.

2. This device is not recommended for new designs. Please refer to AT24C16A.

Memory Organization

AT24C01A, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each, the 1K requires a 7-bit data word address for random word addressing.

AT24C02, 2K SERIAL EEPROM: Internally organized with 32 pages of 8 bytes each, the 2K requires an 8-bit data word address for random word addressing.

AT24C04, 4K SERIAL EEPROM: Internally organized with 32 pages of 16 bytes each, the 4K requires a 9-bit data word address for random word addressing.

AT24C08, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10-bit data word address for random word addressing.

AT24C16, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data word address for random word addressing.



AT24C04 Ordering Information

| Ordering Code | Package | Operation Range |
|--|---|---|
| AT24C04-10PI-2.7 AT24C04N-10SI-2.7 AT24C04-10TI-2.7 AT24C04Y1-10YI-2.7 AT24C04-10TSI-2.7 AT24C04U3-10UI-2.7 | 8P3 8S1 8A2 8Y1 5TS1 8U3-1 | Industrial (-40° C to 85° C) |
| AT24C04-10PI-1.8 AT24C04N-10SI-1.8 AT24C04-10TI-1.8 AT24C04Y1-10YI-1.8 AT24C04-10TSI-1.8 AT24C04U3-10UI-1.8 | 8P3 8S1 8A2 8Y1 5TS1 8U3-1 | Industrial (-40° C to 85° C) |
| AT24C04N-10SU-2.7 AT24C04N-10SU-1.8 AT24C04-10TU-2.7 AT24C04-10TU-1.8 | 8S1 8S1 8A2 8A2 | Lead-free/Halogen-free/ Industrial Temperature (-40° C to 85° C) |
| AT24C04N-10SE-2.7 | 8S1 | High Grade/Extended Temp (-40° C to 125° C) |
| AT24C04N-10SQ-2.7 | 8S1 | Lead-free/Halogen-free/ High Grade/Extended Temp (-40° C to 125° C) |

Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics table.

| | Package Type | | | |
|---|---|--|--|--|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) | | | |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) | | | |
| 8A2 | 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) | | | |
| 8Y1 | 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) | | | |
| 5-lead, 2.90 mm x 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SOT23) | | | | |
| 8U3-1 | 8-ball, die Ball Grid Away Package (dBGA2) | | | |





HL5230 HF 8-bit Read-only RFID Tag IC **Preliminary Version**

Aug. 2001

Features

- · Carrier frequency 13.56MHz Read-only in RF
- · Low power consumption.
- · Wide operating range.
- · 8-bit ID selected by wire bonding.
- · On chip rectifier and voltage limiter.
- · Low operating current.

Applications

- · Toy RFID.
- · Asset control.
- · Contactless entry control.
- Education.

General Description

HL5230 is a low power CMOS RF Identification device (RFID). There are build-in power rectifier and data modulator for HL5230 to operate under RF magnetic field generated by Data Reader without external power supply. HL5230 provides 8-bit data for user programming, which is selected by wire bonding. HL5230 is suitable for application in the toy products, asset control and education.

Block Diagram

