



DM642A Clock & Interrupt System





[illegible]

Digital Video MUX CPLD





Analog Video Output






Analog Video Input



DM642A Video Port




- Video Port Data pins are IPD
- Un-used pins remains unconnected

- CLKR0 and CLKX0 may tie together internally in McBSP

- recording and remote2 share one VP1
- remote1 and MCBSP share VP0
- video display use VP2
- all video port signal pins are IPD, should use 1k resistors for pull up defaults



Audio System



	JP5	
AIC DIN	1	2
AIC DOUT	3	4
AIC FSIN	5	6
AIC FSOUT	7	8
AIC_BCLK	9	10

HEADER5X






Techwell 2824 host arbitration




Title Video Decoder Host Port Controller			Signal Communications Limited 16/F, Millennium City III, 370 Kwan Tong Road, Kowloon, Hong Kong  www.TeleEye.com
Size: B	Number:	Revision:	
Date: 2-Dec-2005	Time: 09:29:11	Sheet 16 of 33	
File: TW Host Arbitration.Sch			

DM642A SDRam


DM642A_Mem_n_JTAG
DM642A_Mem_n_JTAG.Sch



DM642A HPI IF




EP9315 USB Interface




Title EP9315 USB			Signal Communications Limited 16/F, Millennium City III, 370 Kwan Tong Road, Kowloon, Hong Kong	
Size: B	Number:	Revision:	 www.TeleEye.com	
Date: 2-Dec-2005	Time: 09:29:12	Sheet 22 of 33		
File: EP9315_USB.Sch	5			


EP9315 Peripheral




EP9315 UART Interface




EP9315 Power




EP9315
Power




EP9315 Memory Interface



EP9315 External Interface



EP9315 Memory Buffer



Power Regulation

