

APPENDIX 3
FUNCTION OF DEVICES

TWO (2) PAGES OF SEMICONDUCTOR FUNCTIONS FOLLOW THIS SHEET

FUNCTION OF DEVICES
FCC ID: MGPCM-11

APPENDIX 3

THEORY OF OPERATION

1. SEMICONDUCTORS AND FUNCTION

1.1 TRANSISTOR COMPONENTS

REF.NO	TYPE	MANUFACTURER	FUNCTION
Q901	KTC3876	KEC	LAMP SWITCHING
Q902	KTC3876	KEC	LAMP SWITCHING
*Q301	KTB1366	KEC	AVR CONTROL
*Q309	KTA1505S	KEC	AVR CONTROL
*Q310	KTC3875	KEC	AVR CONTROL
Q300	KTA1505S	KEC	TX B+ SWITCHING
Q306	KRC110S	KEC	TX SWITCHING
Q305	KRC110S	KEC	RX SWITCHING
Q307	KTA1505S	KEC	RX B+ SWITCHING
Q311	KRC110S	KEC	POW.ON SWITCHING
Q308	KRC110S	KEC	AVR OPEN IN RX MODE
Q506	KRC110S	KEC	RX BAND SWITCHING
Q507	KRC110S	KEC	RX BAND SWITCHING
Q501	KTC3880Y	KEC	1 ST RX AMP
Q511	KRC110S	KEC	RX BAND SWITCHING
Q510	KRC110S	KEC	RX BAND SWITCHING
Q502,505	KTK211	KEC	BALANCE MIXER
Q201	KTC3880Y	KEC	IF AMP
Q203	KRC112S	KEC	SQ CONTROL
Q404	KTC3875S	KEC	AUTO-Q SWITCHING
Q504	KTC3880Y	KEC	AM AGC CONTROL
Q503	KTC3875S	KEC	AM AGC DRIVER
Q100	KTC3875S	KEC	CHARGE PUMP
Q105	KTC3875S	KEC	CHARGE PUMP
Q101	KTC3880Y	KEC	VCO OSC
Q104	KTC3875S	KEC	TX VCO SWITCHING
Q107	KTC3880Y	KEC	VCO BUFFER
Q855	KRC110S	KEC	MIC MUTE
Q403	KTC3875S	KEC	RX MUTE
Q603	KTC1969	KEC	RF POWER AMP
Q602	KTC1006	KEC	RF DRIVER
Q609	KTC3880Y	KEC	PRE DRIVER
Q606	KTC3875S	KEC	UNLOCK SWITCHING
Q601	KTC3880Y	KEC	DOUBLER
Q610-613	KRC110S	KEC	TX BAND SWITCHING
Q616	KTC3875S	KEC	TX BAND SWITCHING
Q402	KTA1505S	KEC	AM MOD CONTROL
Q405	KTC3875S	KEC	AMC CONTROL
Q701	KTC3875	KEC	N.B SWITCHING
Q703	KTA1504	KEC	N.B SWITCHING
Q704	KTK211	KEC	N.B NOISE AMP
Q1	KRC107	KEC	COMPANDER AUD MUTE

1.2 IC COMPONENTS

REF.NO	TYPE	MANUFACTURER	FUNCTION
IC 401	KIA7217AP	KEC	AUDIO AMP.
IC 901	LC72338	SANYO	CPU W/PLL IC
IC 001	NJU3713	JRC	SHIFT RESISTOR
IC 303	KIA7808	KEC	8V REGULATOR
IC 300	KIA78L05	KEC	5V REGULATOR
IC 201	TK10930V	JAPAN TOKO	IF DEMODULATOR
IC 202	KIA358F	KEC	COMPARATOR OP AMP
IC 850	KIA4558F	KEC	MIC AMP
IC 1	KA8507	SAMSUNG	COMPANDER

1.3 DIODE COMPONENTS

REF.NO	TYPE	MANUFACTURER	FUNCTION
D901-904	KDS181	KEC	CPU KEY MATRIX
D301	IN4003	KEC	REV. DC PROTECT
D303	KDS187	KEC	5V SWITCHING
D304	KDS187	KEC	BACK UP SWITCHING
D503	KDS226	KEC	RF LIMITTER
D507	KDV251	KEC	RX BAND SWITCHING
D505	KDV251	KEC	RX BAND SWITCHING
D506	KDV251	KEC	RX BAND SWITCHING
D202	KDS184	KEC	A/F AUDIO SWITCHING
D502	KDS187	KEC	RX MUTE IN TX MODE
D509	KDS193	KEC	AM AGC
*D101/102	KDV251	KEC	VCO OSC CONTROL
D402A,B	IN4002	KEC	TX CURRENT LIMIT
D103	KDS226	KEC	CHARGE PUMP
*D100	KDV251	KEC	VCO OSC
D101	KV1470	TOKO	VCO OSC

□ REMARKS.

KEC : KOREA ELECTRONICS CO., LTD.

ROHM : ROHM KOREA CORP.

JRC : JAPAN RADIO COMPANY.

SANYO : TOKYO SANYO ELECTRONIC CO., LTD.

TOKO : JAPAN TOKO ELECTRONIC CO., LTD

SAMSUNG : SAMSUNG ELECTRONIC CO. LTD.

APPENDIX 5
USERS MANUAL

ELEVEN (11) PAGE USERS MANUAL FOLLOWS THIS SHEET

USERS MANUAL
FCC ID: MGPCM-11

APPENDIX 5

SANYO

No. 5157B

LC72336, 72338

Single-Chip Microcontrollers with Built-In LCD Driver and PLL Circuits

Overview

The LC72336 and LC72338 are single-chip microcontrollers for use in electronic tuners. These products include on chip a PLL circuit that can operate at up to 150 MHz and 1/3 duty LCD drivers. They feature a highly efficient instruction set and powerful hardware.


Functions

- High-speed programmable divider
- Program memory (ROM)
 - LC72336: 6143 × 16 bits (12 kB)
 - LC72338: 8191 × 16 bits (16 kB)
- Data memory (RAM): 512 × 4 bits
- All instructions are one-word instructions
- Cycle time: 1.33 μs
- Stack: 8 levels
- LCD drivers: Up to 96 segments (1/3 duty, 1/3 bias)
- Serial I/O: Up to 3 channels (8-bit 3-wire type)
- External interrupts: 2 interrupts (INT0, INT1)
Interrupt on rising or falling edge (selectable)
- Internal interrupts: 3 interrupt
Two built-in timer interrupts and 1 serial I/O interrupt
- Nested interrupt levels: 4 levels
- D/A converter: 4 channels (8-bit D/A converter)
- A/D converter: 4 channels
(6-bit successive approximation)
- General-purpose ports:
 - Input ports: 8
 - Output ports: 12 (16 maximum)
 - I/O ports: 8 (20 maximum, can be switched between input and output in bit units.)
- PLL block: Supports 4 types of dead zone control, and includes a built-in unlock detection circuit.
Supports 12 different reference frequencies.
- Universal counter: 20 bits (Can be used for either frequency or period measurement.)
- Timers: Eight types of time measurement
- Beep function: Six beep tones
- Reset: Built-in voltage detection type reset circuit
- Halt mode: Stops the controller operating clock.
- Operating supply voltage: 4.5 to 5.5 V (3.5 to 5.5 V if only the controller block operates.)

Package Dimensions

unit: mm

3174-QFP80E



This LSI can easily use CCB that is SANYO's original bus format.




- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE: Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, Tokyo, 110 JAPAN

SEMICONDUCTOR LEAD IDENTIFICATION AND IC INTERNAL DIAGRAM

LC72338 CPU



CPU PIN ASSIGNMENT (LC72338)

PIN NO.	NAME	DESCRIPTION		STATUS		REMARK
				HIGH	LOW	
1	XIN	X-TAL INPUT				3.6MHz
2	TEST2	NOT USED(LC72338N : GND)				
3	T-D	TONE DETECTOR INPUT	PG3			
4	T-DATA	TONE DATA OUTPUT	PG2			
5	T-CLOCK	TONE CLOCK OUTPUT	PG1			
6	SQ-IN	SQUELCH INPUT	PG0	MUTE OFF	MUTE	
7	T-STB	TONE STORBE	PC3			OUTPUT ONLY PC
8	S-STB	SERIAL DATA STORBE	PC2			NJU3713 CONTROL
9		NOT USED	PC1			
10		NOT USED	PC0			
11	RR3	ROW1 OUTPUT	PB3	ENABLE	DISABLE	
12	RR2	KEY ROW2 OUTPUT	PB2	ENABLE	DISABLE	
13	RR1	KEY ROW1 OUTPUT	PB1	ENABLE	DISABLE	
14	RR0	KEY ROW0 OUTPUT	PB0	ENABLE	DISABLE	
15	CC3	KEY COLUMN INPUT	PA3	ON	OFF	WITH PULL DOWN
16	CC2	KEY COLUMN INPUT	PA2	ON	OFF	WITH PULL DOWN
17	CC1	KEY COLUMN INPUT	PA1	ON	OFF	WITH PULL DOWN
18	CC0	KEY COLUMN INPUT	PA0	ON	OFF	WITH PULL DOWN
19		NOT USED	PK3			
20	PWR	POWERSWITCH INPUT	PK2			
21	DOWN	ROTARY DOWN PULS IN	PK1		EDGE	
22	UP	ROTARY UP PULS INPUT	PK0		EDGE	
23-55	SEGMENT	LCD SEGMENT OUTPUT				
56-58	COMON	LCD COMON OUTPUT				
31	VDD	POWER VDD				
59	VDD2	LCD 1/3 DUTY VOLTAGE				
60	VDD1	LCD 1/4 DUTY VOLTAGE				
61		NOT USED	PJ3			
62	LAMP1	LAMP CONTROL OUTPUT	PJ2	DIM	OFF	


PIN NO.	NAME	DESCRIPTION		STATUS		REMARK
				HIGH	LOW	
63	LAMP2	LAMP CONTROL OUTPUT	PJ1	BRT	OFF	COMPANDER ON/OFF**
64	BEEP	BEEP TONE OUTPUT	PJ0			
65	K-AD1	MIKE KEY1 INPUT	PH3	NOT USED		NOT USED
66	K-AD2	MIKE KEY2 INPUT	PH2	PTT OFF	PTT ON	PTT ON
67	SRF-IN	SIGNAL LEVEL INPUT	PH1			ANALOG INPUT
68	BAT-LO	BAT VOLTAGE INPUT	PH0			ANALOG INPUT
69	HOLD	POWER OFF DETECT	HOLD	NORMAL	PWR OFF	
70	HCTR	NOT USED	HCTR			
71	LCTR	NOT USED	LCTR			
72	SNS	POWER FAIL DETECT	SNS	NORMAL	PWR FAIL	
73	VDD	CPU GND	VDD			
74	FMIN	NOT USED	FMIN			
75	F-IN	VCO FREQ. INPUT	AMIN			
76	VSS	CPU GND	GND			
77	EO1	PHASE ERROR OUTPUT1	EO1			NOT USED
78	PD	PHASE ERROR OUTPUT2	EO2			VCO CONTROL
79	TEST1	NOT USED	TEST1			GND
80	XOUT	X-TAL OUTPUT				

**THE DIMMER SWITCH IS USED TO CONTROL COMPANDER ON/OFF IN THIS PRE-PRODUCTION MODEL. ONE OF THE FRONT PANEL BUTTON AND A LCD DISPLAY ICON WILL BE ASSIGNED TO COMPANDER ON/OFF OPERATION IN THE PRODUCTION MODEL.

NJU3713 OUTPUT EXPENDER

PIN NO.	NAME	DESCRIPTION		STATUS		REMARK
				HIGH	LOW	
14	RX-MUTE	AUDIO ON/OFF	P1	AUDIO OFF	ON	
15	RX-B+ CTRL	RX POWER ON/OFF	P2	ENABLE	DISABLE	
16	TX-B+ CTRL	TX POWER ON/OFF	P3	ENABLE	DISABLE	
17	POWER ON	TOTAL POWER ON/OFF	P4			
1	HI/LOW PWR	NOT USED	P5			
2	AM/FM	NOT USED	P6			AM ONLY
3	TX-MUTE	TX CONTROL FOR UNLOCK	P7	NO TX	OK TX	
4	AUTO-Q	AUTO SMALL MUTE	P8	ENABLE	DISABLE	
6		NOT USED	P9	ENABLE	DISABLE	
7		NOT USED	P10	ENABLE	DISABLE	
8		NOT USED	P11	ENABLE	DISABLE	
9	MIC MUTE	NOT USED	P12	MUTE	NO-MUTE	

Block Diagram



Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Rating	Unit
Maximum supply voltage	$V_{DD\text{ max}}$		-0.3 to +5.5	V
Input voltage	V_{IN}	All input pins	-0.3 to $V_{DD} + 0.3$	V
Output voltage	$V_{OUT(1)}$	Port PJ	-0.3 to +15	V
	$V_{OUT(2)}$	All output ports other than $V_{OUT(1)}$	-0.3 to $V_{DD} + 0.3$	V
Output current	$I_{OUT(1)}$	Port PJ	0 to +5	mA
	$I_{OUT(2)}$	PE, PF, PG, PK, PM, PN, EO1, EO2	0 to +3	mA
	$I_{OUT(3)}$	Ports PB and PC	0 to +1	mA
	$I_{OUT(4)}$	S1 to S32	300	μA
	$I_{OUT(5)}$	COM1 to CCM3	3	mA
Allowable power dissipation	$P_{d\text{ max}}$	$T_a = -45$ to 85°C	300	mW*
Operating temperature	T_{opr}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-45 to +125	$^\circ\text{C}$

Note: * Reference value

Allowable Operating Ranges at $T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = 3.5$ to 5.5 V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	$V_{DD(1)}$	CPU and PLL operating	4.5	5.0	5.5	V
	$V_{DD(2)}$	CPU operating	3.5		5.5	V
	$V_{DD(3)}$	Memory retention	1.2		5.5	V
Input high-level voltage	$V_{IH(1)}$	Ports PE, PH, and PM, HCTR and LCTR (when selected for input)	$0.7 V_{DD}$		V_{DD}	V
	$V_{IH(2)}$	Ports PF, PG, and PK, LCTR (frequency measurement mode), and HOLD	$0.8 V_{DD}$		V_{DD}	V
	$V_{IH(3)}$	SNS	2.5		V_{DD}	V
	$V_{IH(4)}$	Port PA	$0.6 V_{DD}$		V_{DD}	V
Input low-level voltage	$V_{IL(1)}$	Port PE, PH, and PM, HCTR and LCTR (when selected for input)	0		$0.3 V_{DD}$	V
	$V_{IL(2)}$	Port PA, PF, PG, and PK, LCTR (frequency measurement mode)	0		$0.2 V_{DD}$	V
	$V_{IL(3)}$	SNS	0		+1.3	V
	$V_{IL(4)}$	HOLD	0		$0.4 V_{DD}$	V
Input frequency	$f_{IN(1)}$	XIN	4.0	4.5	5.0	MHz
	$f_{IN(2)}$	FMIN: $V_{IN(2)}$, $V_{DD(1)}$	10		150	MHz
	$f_{IN(3)}$	FMIN: $V_{IN(3)}$, $V_{DD(1)}$	10		130	MHz
	$f_{IN(4)}$	AMIN (H): $V_{IN(3)}$, $V_{DD(1)}$	2.0		40	MHz
	$f_{IN(5)}$	AMIN (L): $V_{IN(3)}$, $V_{DD(1)}$	0.5		10	MHz
	$f_{IN(6)}$	HCTR: $V_{IN(3)}$, $V_{DD(1)}$	0.4		12	MHz
	$f_{IN(7)}$	LCTR: $V_{IN(3)}$, $V_{DD(1)}$	100		500	kHz
	$f_{IN(8)}$	LCTR (frequency measurement mode): $V_{IH(2)}$, $V_{IL(2)}$, $V_{DD(1)}$	1		20×10^3	Hz
Input amplitude	$V_{IN(1)}$	XIN	0.5		1.5	Vrms
	$V_{IN(2)}$	FMIN	0.10		1.5	Vrms
	$V_{IN(3)}$	FMIN, AMIN, HCTR, LCTR	0.07		1.5	Vrms
Input voltage range	$V_{IN(4)}$	AD10 to AD13	0		V_{DD}	V


Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level current	$I_{IH}(1)$	XIN: $V_I = V_{DD} = 5.0\text{ V}$	2.0	5.0	15	μA
	$I_{IH}(2)$	FMIN, AMIN, HCTR, LCTR: $V_I = V_{DD} = 5.0\text{ V}$	4.0	10	30	μA
	$I_{IH}(3)$	Ports PA, PE, PF, PG, PH, PK, and PM, $\overline{\text{SNS}}$, $\overline{\text{HOLD}}$, HCTR, LCTR: No pull-down resistors on port PA, $V_I = V_{DD} = 5.0\text{ V}$, with input mode selected for ports PE, PF, PG, PK, and PM			3.0	μA
	$I_{IH}(4)$	With pull-down resistors on port PA, $V_I = V_{DD} = 5.0\text{ V}$		5.0		μA
Input low-level current	$I_{IL}(1)$	XIN: $V_I = V_{SS}$	2.0	5.0	15	μA
	$I_{IL}(2)$	FMIN, AMIN, HCTR, LCTR: $V_I = V_{SS}$	4.0	10	30	μA
	$I_{IL}(3)$	Ports PA, PE, PF, PG, PH, PK, and PM, $\overline{\text{SNS}}$, $\overline{\text{HOLD}}$, HCTR, LCTR: No pull-down resistors on port PA, $V_I = V_{SS}$, with input mode selected for ports PE, PF, PG, PK, and PM			3.0	μA
Input floating voltage	V_{IF}	With pull-down resistors on port PA			$0.05 V_{DD}$	V
Pull-down resistance	$R_{PD}(1)$	With pull-down resistors on port PA, $V_{DD} = 5\text{ V}$	75	100	200	$\text{k}\Omega$
Hysteresis	V_H	Ports PF, PG, and PK, LCTR (in frequency measurement mode)	$0.1 V_{DD}$	$0.2 V_{DD}$		V
Output high-level voltage	$V_{OH}(1)$	Ports PB and PC: $I_O = -1\text{ mA}$	$V_{DD} - 2.0$			V
	$V_{OH}(2)$	Ports PE, PF, PG, PK, PM, and PN: $I_O = -1\text{ mA}$	$V_{DD} - 1.0$			V
	$V_{OH}(3)$	EO1, EO2: $I_O = -500\text{ }\mu\text{A}$	$V_{DD} - 1.0$			V
	$V_{OH}(4)$	XOUT: $I_O = -200\text{ }\mu\text{A}$	$V_{DD} - 1.0$			V
	$V_{OH}(5)$	S1 to S32: $I_O = -20\text{ }\mu\text{A}$	$V_{DD} - 1.0$			V
	$V_{OH}(6)$	COM1, COM2, COM3: $I_O = -100\text{ }\mu\text{A}$	$V_{DD} - 1.0$			V
Output low-level voltage	$V_{OL}(1)$	Ports PB and PC: $I_O = 50\text{ }\mu\text{A}$			2.0	V
	$V_{OL}(2)$	Ports PE, PF, PG, PK, PM, and PN: $I_O = 1\text{ mA}$			1.0	V
	$V_{OL}(3)$	EO1, EO2: $I_O = 500\text{ }\mu\text{A}$			1.0	V
	$V_{OL}(4)$	XOUT: $I_O = 200\text{ }\mu\text{A}$			1.0	V
	$V_{OL}(5)$	S1 to S32: $I_O = 20\text{ }\mu\text{A}$			1.0	V
	$V_{OL}(6)$	COM1, COM2, COM3: $I_O = 100\text{ }\mu\text{A}$			1.0	V
	$V_{OL}(7)$	Port PJ: $I_O = 5\text{ mA}$	0.75		2.0	V
Output mid-level voltage	$V_{MID}(1)$	S1 to S32: $I_O = \pm 20\text{ }\mu\text{A}$	$2/3 V_{DD} \pm 1.0$			V
	$V_{MID}(2)$	S1 to S32: $I_O = \pm 20\text{ }\mu\text{A}$	$1/3 V_{DD} \pm 1.0$			V
	$V_{MID}(3)$	COM1, COM2, COM3: $I_O = \pm 100\text{ }\mu\text{A}$	$2/3 V_{DD} \pm 1.0$			V
	$V_{MID}(4)$	COM1, COM2, COM3: $I_O = \pm 100\text{ }\mu\text{A}$	$1/3 V_{DD} \pm 1.0$			V
Output off-leakage current	$I_{OFF}(1)$	Ports PE, PF, PG, PK, PM, and PN	-3.0		+3.0	μA
	$I_{OFF}(2)$	EO1, EO2	-100		+100	nA
	$I_{OFF}(3)$	Port PJ	-5.0		+5.0	μA
AD conversion error	—	AD10 to AD13: $V_{DD}(1)$	-1/2		+1/2	LSB
Reject pulse width	P_{REJ}	$\overline{\text{SNS}}$			50	μs
Power-down detection voltage	V_{DET}		2.7	3.0	3.3	V
Pull-down resistance	$R_{PD}(2)$	TEST1, TEST2		10		$\text{k}\Omega$
Current drain	$I_{DD}(1)$	$V_{DD}(1)$: $I_{IN}(2) = 130\text{ MHz}$, $T_a = 25^\circ\text{C}$		12		mA
	$I_{DD}(2)$	$V_{DD}(2)$: halt mode*, $T_a = 25^\circ\text{C}$ (Fig. 1)		0.45		mA
	$I_{DD}(3)$	$V_{DD} = 5.5\text{ V}$, oscillator stopped, $T_a = 25^\circ\text{C}$ (Fig. 2)			5	μA
	$I_{DD}(4)$	$V_{DD} = 2.5\text{ V}$, oscillator stopped, $T_a = 25^\circ\text{C}$ (Fig. 2)			1	μA


Note: * In case of instruction execution for 20 steps at intervals of 1 ms, with the PLL, counter functions and other functions all stopped.

Note: 1. Except for the divider resistors used for the bias voltage generation circuit incorporated in the $V_{DD}(1)$ and $V_{DD}(2)$ systems.

Test Circuits



Note: With all ports other than those indicated in the figure open.
With the segment port function selected for ports PE, PF, PM, and PN.
With the output function selected for ports PG and PK.
Figure 1 I_{DD2}, I_{DD3}, and I_{DD4} in Hold Mode



Note: With all ports other than those indicated in the figure open.
With the segment port function selected for ports PE, PF, PM, and PN.
With the output function selected for ports PG and PK.
Figure 2 I_{DD5} in Backup Mode

Figure 1 I_{DD2}, I_{DD3}, and I_{DD4} in Hold Mode

Figure 2 I_{DD5} in Backup Mode

Pin No.	Symbol	IO	IO type	Function
18 17 16 15	PA0 PA1 PA2 PA3	I	Inputs with pull-down resistors	These are special-purpose ports for key return signal inputs. Their threshold voltage is set lower than that of other inputs. When a key matrix is formed in conjunction with ports PB and PC, up to three simultaneous key presses can be detected. The pull-down resistors are set up for all four pins by the ICS instruction (Pn = 2, b1). This cannot be specified on an individual pin basis. Input is disabled in clock stop mode.
14 13 12 11 10 9 8 7	PB0 PB1 PB2 PB3 PC0 PC1 PC2 PC3	O	Unbalanced CMOS push-pull circuits	These are special-purpose ports for key return signal outputs. No diodes for preventing short-circuits due to multiple simultaneous key presses are required since the output transistor circuits are unbalanced CMOS circuits. These pins become high-impedance outputs in clock stop mode. These pins function as high-impedance outputs after a power-on reset and retain that state until an output instruction is executed.

Continued from preceding page.

Pin No.	Symbol	VO	VO type	Function									
5 5 4 3	PG0 PG1/SCK0 PG2/SC0 PG3/SIO	VO	CMOS push-pull	Shared-function general-purpose output and serial I/O port. Inputs are a Schmitt input. The IOS instruction is used to switch between the general-purpose I/O port function and the serial I/O function, as well as between input and output for the general-purpose I/O port function. - When used as a general-purpose I/O port: Input or output can be specified in bit units (bit I/O). These ports are set up to be general-purpose I/O ports with the IOS instruction with Pn = 0. b0 = SIO0 0 ... General-purpose ports 1 ... SIO ports - The IOS instruction is used to specify input or output in bit units. PG ... Pn = 6 0 ... Input 1 ... Output - When used as a serial I/O port: These ports are set up to be serial I/O ports with the IOS instruction with Pn = 0. The contents of the serial I/O data buffers can be saved and loaded with the INR and CUTR instructions. Note: Pin setup states when used as serial I/O ports: PG0 ... General-purpose I/O PG1 ... SCK0 output in internal clock mode SCK0 input in external clock mode PG2 ... SC0 output PG3 ... SIO input These ports go to the input disabled high-impedance state in clock stop mode. These ports function as general-purpose input ports after a power-on reset.									
1 80	XIN XCUT	I O	—	4.5 MHz crystal oscillator connections									
77 78	EC1 EC2	O	CMOS tristate	Charge pump outputs These pins go to the high-impedance state when the $\overline{\text{HOLD}}$ pin is set low in the hold enable state. These pins go to the high-impedance state in clock stop mode, after a power-on reset, and in the PLL stopped state.									
76 31	VSS VDD	—	—	Power supply connections									
75	AMIN	I	—	AM VCO (local oscillator) input This pin is selected and the band set using the PLL instruction CW1 (b1 and b0) field. <table border="1"><tr><th>b1</th><th>b0</th><th>Band</th></tr><tr><td>1</td><td>0</td><td>2 to 40 MHz (SW)</td></tr><tr><td>1</td><td>1</td><td>0.5 to 10 MHz (MW, LW)</td></tr></table> The input signal must be capacitor coupled. Input is disabled if the $\overline{\text{HOLD}}$ pin is set low in the $\overline{\text{HOLD}}$ enabled state. Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.	b1	b0	Band	1	0	2 to 40 MHz (SW)	1	1	0.5 to 10 MHz (MW, LW)
b1	b0	Band											
1	0	2 to 40 MHz (SW)											
1	1	0.5 to 10 MHz (MW, LW)											
74	FMIN	I	—	FM VCO (local oscillator) input This pin is selected using the PLL instruction CW1 field (b1 = 0, b0 = don't care). The input signal must be capacitor coupled. Input is disabled if the $\overline{\text{HOLD}}$ pin is set low in the $\overline{\text{HOLD}}$ enabled state. Input is disabled in clock stop mode, after a power-on reset, and in the PLL stopped state.									

Continued from preceding page.

Pin No.	Symbol	I/O	I/O type	Function
72	SENS	I		Shared-function voltage sensing input and general-purpose input port The input threshold voltage is set lower than that of other inputs. - When used as a voltage sensing pin: This pin is used to recognize power failures on recovery from backup (clock stop) mode. An internal sensing flip-flop is used for this determination. The TUL instruction (b2) can be used to test the sense flip-flop. - When used as a general-purpose input port: Use the TUL instruction (b3) to test this pin when it is used as a general-purpose input port. Unlike other input ports, input is not disabled during clock stop mode or a power-on reset. Thus applications must take through currents into consideration if this pin is used as a general-purpose input port.
71	LCTR	I		Shared-function universal counter (frequency or period measurement) and general-purpose input port The IOS instruction (Pn = 3, b3) is used to switch this pin between its universal counter and general-purpose input port functions. - When used for frequency measurement: Select the universal counter function with an IOS instruction (Pn = 3, b3 = 0). Set LCTR frequency measurement mode with a UCS instruction (b3 = 0, b2 = 1). After selecting the measurement time, start the counter with a UCC instruction. The CNTEND flag will be set when the count completes. Since this circuit operates as an AC amplifier in this mode, the input must be capacitor coupled. - When used for period measurement: With the universal counter function selected, set period measurement mode with a UCS instruction (b3 = 1, b2 = 0). After selecting the measurement time, start the counter with a UCC instruction. The CNTEND flag will be set when the count completes. Since the bias feedback resistor is switched off in this mode, the input must be DC coupled. - When used as a general-purpose input port: Specify the general-purpose input port function with an IOS instruction (Pn = 3, b3 = 1). Use the INR (b1) internal register (address 0EH) input instruction to read in the input data. Input is disabled in clock stop mode. (The input pin is pulled down.) The universal counter function is selected after a power-on reset (LCTR frequency measurement mode.)

Continued on next page.

Continued from preceding page

Pin No.	Symbol	I/O	I/O type	Function
70	HCTR	I		Shared-function universal counter input and general-purpose input port. The IOS instruction (Pn = 3, b3) is used to switch this pin between its universal counter and general-purpose input port functions. When used for frequency measurement: - Select the universal counter function with an IOS instruction (Pn = 3, b2 = 0). - Set HCTR frequency measurement mode with a UCS instruction (b3 = 0, b2 = 0). After selecting the measurement time, start the counter with a UCC instruction. - The CNTEND flag will be set when the count completes. - Since this circuit operates as an AC amplifier in this mode, the input must be capacitor coupled. When used as a general-purpose input port: - Set the general-purpose input port function with an IOS instruction (Pn = 3, b2 = 1). - Use the INR (b1) internal register (address 0EH) input instruction to read in the input data. Input is disabled in clock stop mode. (The input pin is pulled down.) The universal counter function is selected after a power-on reset.
69	HOLD	I		Controls the PLL circuit and clock stop mode. When this pin is set low in the hold enabled state, FMIN and AMIN pin input is disabled and the EO pin goes to the high-impedance state. To switch to clock stop mode, set the HOLDEN flag, set this pin low, and execute a CKSTP instruction. Set this pin high to clear clock stop mode.
68 67 66 65	PH0/AD10 PH1/AD11 PH2/AD12 PH3/AD13	I		Shared-function general-purpose input and A/D converter input port. The IOS instruction (Pn = 7) is used to switch these pins between the general purpose and A/D converter input port functions. When used as a general-purpose input port: - Set the general-purpose input port function (in bit units) with the IOS instruction (Pn = 7). When used for A/D converter input: - Set the A/D converter input port function with an IOS instruction (Pn = 7). - Specify the pin to convert with an IOS instruction (Pn = 1). - Start the conversion with a UCC instruction (b2). - The ADCE flag is set when the conversion has completed. Note: Since input is disabled, low will always be returned if an input instruction (the IN instruction) is executed for a port specified for A/D converter input. (In other words, the port must be set to the general-purpose input function before the input instruction is executed.) Input is disabled in clock stop mode. The general-purpose input function is selected after a power-on reset.

Continued on next page

Continued from preceding page.

Pin No.	Symbol	IO	IO type	Function
51 53 52 51	PJ0/DAC0 PJ1/DAC1 PJ2/DAC2 PJ3/DAC3	O	N-channel open drain	Shared-function general-purpose and D/A converter output port The IOS instruction (Pn = 9) is used to switch these pins between the general-purpose and D/A converter output port functions. Since these pins are open drain circuits, pull-up resistors are required in external circuits accepting these outputs. - When used as a general-purpose port: Set the general-purpose input port function with the IOS instruction (Pn = 3). - When used for D/A converter output: Use the IOS instruction (Pn = 9) to switch the port in bit units. D/A converter data is loaded into the DAC0 to DAC3 specified with the DAC instruction. Although a PWM waveform is output as soon as the port is switched, after data is loaded, the data prior to that load is output for up to 114 μs (1/8.79 kHz). In clock stop mode, these outputs go to the transistor off (high output) state. The general-purpose output port function is selected after a power-on reset, and the outputs go to the transistor off (high output) state.
22 21 20 19	PK0/INT0 PK1/INT1 PK2 PK3	IO	CMOS push-pull	Shared-function general-purpose IO and external interrupt port There is no instruction that switches between the general-purpose port and the external interrupt pin functions. Rather, the corresponding pin becomes an input-only pin (output disabled) at the point where the external interrupt enable flag for that pin is set. - When used as a general-purpose IO port: Input or output can be specified in bit units (bit I/O). The IOS instruction is used to specify input or output in bit units. - When used as external interrupt pins: These pins are enabled by setting the external interrupt enable flags (INT0EN and INT1EN) in status register 2. At that point the pin is automatically set up to be an input port. The status register 1 interrupt enable flag (INTEN) must also be set to enable interrupt operation. Use the IOS instruction (Pn = 3, b1 = INT1, b0 = INT0) to select rising or falling edge detection. Input is disabled with the pins in the high-impedance state in clock stop mode. The general-purpose input port function is selected after a power-on reset.
57	V _{DD1}			Apply the LCD drive bias 2/3 voltage to this pin.
58	V _{DD2}			Apply the LCD drive bias 1/3 voltage to this pin.
79 2	TEST1 TEST2			LST test pin This pin must be left open or connected to ground.
58 57 56	COM1 COM2 COM3	O	CMOS 3-value output	LCD driver common output pins This drive circuit implements a 1/3-duty, 1/3-bias drive scheme. These pins are fixed at the low level in clock stop mode. These pins are fixed at the low level after a power-on reset.
55 to 40	S1 to S16	O	CMOS 3-value output	LCD driver segment output pins This drive circuit implements a 1/3-duty, 1/3-bias drive scheme. The frame frequency is 100 Hz. These pins are fixed at the low level in clock stop mode. These pins are fixed at the low level after a power-on reset.

Continued on next page.

Continued from preceding page.

Pin No.	Symbol	I/O	I/O type	Function
19	S17/PE0	I/O	CMOS 3-value output and push-pull	Shared-function LCD driver segment output, general-purpose I/O, and serial I/O port. The IOS instruction is used to switch between the LCD driver segment output, general-purpose I/O, and serial I/O functions, and to switch between input and output for the general-purpose input port function. - When used for segment output: The function can be specified in bit units. Segment output is specified with the IOS instruction (Pn = 0CH). b0 = S17/PE0 0 ... Segment output b1 = S18/PE1 1 ... PE0 to PE3 output b2 = S19/PE2 b3 = S20/PE3 - When used as a general-purpose I/O port: Input or output can be specified in bit units (1-bit I/O). The general-purpose I/O port function is specified with the IOS instruction (Pn = 0). b2 = S102 0 ... General-purpose port 1 ... SI/O port Input or output is specified with the IOS instruction in bit units. PE ... Pn = 4 0 ... Input 1 ... Output - When used as a serial I/O port: The serial I/O port function is specified with the IOS instruction (Pn = 9). The contents of the serial I/O data buffer can be saved and loaded with the INR and OUTR instructions. Note: Pin setup states when used as a serial I/O port: PE0 ... General-purpose I/O PE1 ... SCK2 output in internal clock mode SCK2 input in external clock mode PE2 ... SO2 output PE3 ... SI2 input In clock stop mode, if this port is used as a general-purpose I/O port or as a serial I/O port, the pins go to the input disabled high-impedance state. If used for segment output, the pins are fixed at the low level. The segment output port function is selected after a power-on reset.
23	S18/PE1/SCK2			
37	S19/PE2/SC2			
36	S20/PE3/SI2			

Continued on next page.

Continued on next page.

No. 5157 - 1990

LC723336 and LC72338 Instruction Table

Abbreviations:

ADDR: Program memory address

b: Borrow

C: Carry

D_H: Data memory address high (row address) [2 bits]D_L: Data memory address low (column address) [4 bits]

I: Immediate data [4 bits]

M: Data memory address

N: Bit position [4 bits]

Pn: Port number [4 bits]

r: General register (one of the locations 00 to 0FH in bank)

Rn: Register number [4 bits]

(): Contents of register or memory

()N: Contents of bit N of register or memory

Instruction group	Mnemonic	Operand		Function	Operation	Machine code																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
		1st	2nd			D15 14 13 12				11 10 9 8				7 6 5 4				3 2 1 0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
Arithmetic instructions	AD	r	M	Add M to r	$r \leftarrow (r) + (M)$	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Operand		Function	Operation	Machine code																
		1st	2nd			D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	00	
Logical operation instructions	AND	r	M	AND M with r	$r \leftarrow (r) \text{ AND } (M)$	0	0	1	0	0	0	D_H		D_L		r						
	ANDI	M	I	AND I with M	$M \leftarrow (M) \text{ AND } I$	0	0	1	0	0	1	D_H		D_L		I						
	OR	r	M	OR M with r	$r \leftarrow (r) \text{ OR } (M)$	0	0	1	0	1	0	D_H		D_L		r						
	ORI	M	I	OR I with M	$M \leftarrow (M) \text{ OR } I$	0	0	1	0	1	1	D_H		D_L		I						
	EXL	r	M	Exclusive OR M with r	$r \leftarrow (r) \text{ XOR } (M)$	0	0	1	1	0	0	D_H		D_L		r						
	EXLI	M	I	Exclusive OR I with M	$M \leftarrow (M) \text{ XOR } I$	0	0	1	1	0	1	D_H		D_L		I						
Transfer instructions	LD	r	M	Load M to r	$r \leftarrow (M)$	1	1	0	1	0	0	D_H		D_L		r						
	ST	M	r	Store r to M	$M \leftarrow (r)$	1	1	0	1	0	1	D_H		D_L		r						
	MVRD	r	M	Move M to destination M referring to r in the same row	$[D_H, R_n] \leftarrow (M)$	1	1	0	1	1	0	D_H		D_L		r						
	MVRS	M	r	Move source M referring to r to M in the same row	$M \leftarrow [D_H, R_n]$	1	1	0	1	1	1	D_H		D_L		r						
	MVSR	M1	M2	Move M to M in the same row	$[D_H, D_L1] \leftarrow [D_H, D_L2]$	1	1	1	0	0	0	D_H		D_L1		D_L2						
	MVI	M	I	Move I to M	$M \leftarrow I$	1	1	1	0	0	1	D_H		D_L		I						
Bit test instructions	TMT	M	N	Test M bits, then skip if all bits specified are true	if $M(N) = \text{all "1"}$, then skip	1	1	1	1	0	0	D_H		D_L		N						
	TMF	M	N	Test M bits, then skip if all bits specified are false	if $M(N) = \text{all "0"}$, then skip	1	1	1	1	0	1	D_H		D_L		N						
Jump and subroutine call instructions	JMP	ADDR		Jump to the address	$PC \leftarrow \text{ADDR}$	1	0	0	ADDR (13 bits)													
	CAL	ADDR		Call subroutine	$\text{Stack} \leftarrow (PC) + 1$	1	0	1	ADDR (13 bits)													
	RT			Return from subroutine	$PC \leftarrow \text{Stack}$	0	0	0	0	0	0	0	0	1	0	0	0					
	RTS			Return from subroutine and skip	$PC \leftarrow \text{Stack} + 1$	0	0	0	0	0	0	0	0	1	0	1	0					
	RTB			Return from subroutine with bank data	$PC \leftarrow \text{Stack}$ $\text{BANK} \leftarrow \text{Stack}$	1	1	1	1	1	1	1	1	1	1	0	0					
	RTBS			Return from subroutine with bank data and skip	$PC \leftarrow \text{Stack} + 1$ $\text{BANK} \leftarrow \text{Stack}$	1	1	1	1	1	1	1	1	1	1	0	1					
	RTI			Return from interrupt	$PC \leftarrow \text{Stack}$ $\text{BANK} \leftarrow \text{Stack}$ $\text{CARRY/SKIP} \leftarrow \text{Stack}$	0	0	0	0	0	0	0	0	1	0	0	1					
Register ports	SS	I	N	Set status register	(Status reg I) $N \leftarrow 1$	1	1	1	1	1	1	1	1	0	0	0	1	N				
	RS	I	N	Reset status register	(Status reg I) $N \leftarrow 0$	1	1	1	1	1	1	1	1	0	0	1	1	N				
Status instructions					then skip	1	1	1	1	1	1	1	1	0	1	1	N					
	TSF	I	N	Test status register false	if (Status reg I) $N = \text{all "0"}$, then skip	1	1	1	1	1	1	1	1	1	0	1	N					
I/O test instructions	TUL	N		Test unlock F:F then skip if it has not been set	if Unlock F:F (N) = all "0", then skip	0	0	0	0	0	0	0	0	1	1	0	1	N				
Internal register transfer instructions				PLL reg ← PLL data	$\text{PLL reg} \leftarrow \text{PLL data}$					1	0	D_H		D_L								
	DAC	I			$\text{DAC reg} \leftarrow \text{DAC data}$	0	0	0	0	0	0	0	0	0	0	0	1	1	I			
	INR	M	Rn	Input register/port data to M	$M \leftarrow (Rn \text{ reg})$	0	0	1	1	1	0	D_H		D_L		Rn						
	CUTR	M	Rn	Output contents of M to register/port	$Rn \text{ reg} \leftarrow (M)$	0	0	1	1	1	1	D_H		D_L		Rn						

Continued on next page.

Continued from preceding page.

Instruction group	Mnemonic	Operand		Function	Operation	Machine code															
		1st	2nd			D15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Hardware control instructions	SIO	I1	I2	Serial I/O control	SIO ← I1, I2	0	0	0	0	0	0	0	1	I1				I2			
	UCS	I		Set I to UCCW1	UCCW1 ← I	0	0	0	0	0	0	0	0	I				I			
	UCC	I		Set I to UCCW2	UCCW2 ← I	0	0	0	0	0	0	0	0	I				I			
	BEEP	I		BEEP control	BEEP reg ← I	0	0	0	0	0	0	0	0	I				I			
	DZC	I		Dead zone control	DZC reg ← I	0	0	0	0	0	0	0	0	I				I			
	ICS	Pn	I	Set port control word	ICS reg Pn ← I	0	0	0	0	0	0	0	0	I				I			
	TMS	I			Timer reg I	0	0	0	0	0	0	0	0	I				I			
Bank switching instruction	BANK	I		Select bank	BANK ← I	0	0	0	0	0	0	0	0	I				I			
LCD control instructions	LCDA	M	I	Output segment pattern to LCD digit direct	LCD (DIGIT) ← M	1	1	0	0	0	0	D4		D4				DIGIT			
	LCDB	M	I			1	1	0	0	0	1	D4		D4				DIGIT			
	LCPA	M	I	Output segment pattern to LCD digit through Logic Array	LCD (DIGIT) ← Logic Array ← M	1	1	0	0	1	0	D4		D4				DIGIT			
	LCPB	M	I			1	1	0	0	1	1	D4		D4				DIGIT			
I/O instructions	IN	M	Pn	Input port data to M	M ← (Pn)	1	1	1	0	1	0	D4		D4				Pn			
	OUT	M	Pn	Output contents of M to port	Pn ← M	1	1	1	0	1	1	D4		D4				Pn			
	SPB	Pn	N	Set port bits	(Pn) N ← 1	0	0	0	0	0	0	1	0	Pn				N			
	RPB	Pn	N	Reset port bits	(Pn) N ← 0	0	0	0	0	0	0	1	1	Pn				N			
	TPT	Pn	N	Test port bits, then skip if all bits specified are true	if (Pn) N = all "1", then skip	1	1	1	1	1	1	0	0	Pn				N			
	TPF	Pn	N	Test port bits, then skip if all bits specified are false	if (Pn) N = all "0", then skip	1	1	1	1	1	1	0	1	Pn				N			
Other instructions	HALT	I		Halt mode control	HALT reg ← I, then CPU clock stop	0	0	0	0	0	0	0	0	I				I			
	CKSTP			Clock stop	Stop X'tal OSC if HOLD = 0	0	0	0	0	0	0	0	0	I				I			
	SHR	I			Shift right with carry	0	0	0	0	0	0	0	0	I				I			
	NOP			No operation	No operation	0	0	0	0	0	0	0	0	I				I			

■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:

- ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims, damages, cost and expenses associated with such use;
- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 1996. Specifications and information herein are subject to

APPENDIX 10
FINAL RF AMPLIFIER DATA SHEETS

FOUR (4) PAGES FOR KTC2078 FOLLOW THIS SHEET

FINAL RF AMP DATA SHEET
FCC ID: MGPCM-11

APPENDIX 10


CB TRANSCEIVER TX FINAL AMPLIFIER APPLICATION.
HF TRANSCEIVER APPLICATION.

FEATURES

- Recommended for Output Stage Application of AM 4W Transmitter.
- High Power Gain.
- Wide Area of Safe Operation.

MAXIMUM RATINGS ($T_a=25^\circ\text{C}$)


CHARACTERISTIC	SYMBOL	RATING	UNIT
Collector-Base Voltage	V_{CB0}	80	V
Collector-Emitter Voltage ($R_{BE}=50\Omega$)	V_{CE0}	80	V
Emitter-Base Voltage	V_{EB0}	4	V
Collector Current	I_C	4	A
Emitter Current	I_E	4	A
Collector Power Dissipation ($T_c=25^\circ\text{C}$)	P_C	10	W
Junction Temperature	T_j	150	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-55~150	$^\circ\text{C}$



ELECTRICAL CHARACTERISTICS ($T_a=25^\circ\text{C}$)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Collector Cut-off Current		I_{CBO}	$V_{CB}=30V, I_E=0$	-	-	10	μA
Breakdown Voltage	Collector-Emitter	V_{BRCE0}	$I_C=10mA, R_{BE}=50\Omega$	80	-	-	V
	Emitter-Base	V_{BRE0}	$I_E=1.0mA, I_C=0$	4	-	-	V
DC Current Gain		h_{FE}	$V_{CE}=5V, I_C=0.5A$	100	-	200	
Collector-Emitter Saturation Voltage		$V_{CE(sat)}$	$I_C=3A, I_B=0.3A$	-	-	1.5	V
Transition Frequency		f_T	$V_{CE}=5V, I_C=500mA$	100	-	-	MHz
Collector Output Capacitance		C_{ob}	$V_{CB}=10V, I_E=0, f=1MHz$	-	40	-	pF
Output Power (Fig.1)		P_o	$V_{CC}=12V, P_i=0.3W, f=27MHz$	4	-	-	W


Fig.1 TEST CIRCUIT



$C_1 \sim 100pF, C_2, C_3 \sim 150pF, C_4 \sim 300pF, C_5 \sim 1000pF$
 $C_6 \sim 0.01\mu F, R \sim 250\Omega$
 $L_1: 0.8mm \phi \text{ UEW}, 7T, 8mm \text{ LD} \quad L_2: 0.8mm \phi \text{ UEW}, 5T, 8mm \text{ LD}$
 $L_3: 0.8mm \phi \text{ UEW}, 10T, 8mm \text{ LD} \quad RFC: 0.35mm \phi \text{ UEW}, 17T, 5mm \text{ LD}$

KTC2078


Fig.2 27MHz 4W OUTPUT AM TRANSCEIVER CIRCUIT




- L1 : 4mmø BOBBIN WITH FERRITE CORE, 0.08mmø UEW, 8 TURNS
- L2 : 4mmø BOBBIN WITH FERRITE CORE, 0.08mmø UEW, 2 TURNS
- L3, L6 : 6.5mmø BOBBIN WITH FERRITE CORE, 0.6mmø Sn PLATED COPPER WIRE 6 $\frac{1}{2}$ TURNS
- L4 : 6.5mmø BOBBIN WITH FERRITE CORE, 0.6mmø Sn PLATED COPPER WIRE 8 $\frac{1}{2}$ TURNS
- L5 : 0.6mmø Sn PLATED COPPER WIRE, 6.5mm I.D. 8 $\frac{1}{2}$ TURNS
- RFC1 : 4.7uH, 7BA-480k (TOKO)
- RFC2 : 0.2mmø UEW, 30 TURNS

RESISTOR : 1/4W CARBON
CAPACITOR : CERAMIC


$P_0 - P_i$




$P_0 - V_{CC}$




$h_{FE} - I_C$



$f_T - I_C$



$C_{ob} - V_{CB}$



$P_C - T_a$

