










n41A / 15KHz / 40MHz






n41A / 15KHz / 50MHz

LCH / DFT-Pi2BPSK / Edge_1RB_Left




Date: 18.MAR.2025 11:24:36

HCH / DFT-Pi2BPSK / Edge_1RB_Right




Date: 18.MAR.2025 11:25:24

LCH / DFT-Pi2BPSK / Outer_Full




Date: 18.MAR.2025 11:24:46

HCH / DFT-Pi2BPSK / Outer_Full




Date: 18.MAR.2025 11:25:34

LCH / DFT-QPSK / Edge_1RB_Left




Date: 18.MAR.2025 11:24:58


HCH / DFT-QPSK / Edge_1RB_Right







Date: 18.MAR.2025 11:25:49






5.2. Test Plots for SCS=30KHz












n41A / 30KHz / 15MHz
















n41A / 30KHz / 40MHz

LCH / DFT-Pi2BPSK / Edge_1RB_Left




Date: 18MAR2025 10:28:25

HCH / DFT-Pi2BPSK / Edge_1RB_Right




Date: 18MAR2025 10:27:15

LCH / DFT-Pi2BPSK / Outer_Full




Date: 18MAR2025 10:28:35

HCH / DFT-Pi2BPSK / Outer_Full



Date: 18MAR2025 10:27:25

LCH / DFT-QPSK / Edge_1RB_Left



Date: 18MAR2025 10:28:48

HCH / DFT-QPSK / Edge_1RB_Right



Date: 18MAR2025 10:27:40

