

SUA602-LD

Hardware Design

Rev.A– Preview – 2025-02-21

Disclaimer

We provide information tailored to your needs, striving for quality. You're responsible for independently analyzing and evaluating product designs, as our reference designs serve illustrative purposes only. Please read this notice carefully before using any hardware, software, or service detailed here. Despite our best efforts, you acknowledge that this document and its related services are offered "as available". We may revise this document at our discretion, without prior notice.

- a) We disclaim liability for any injury or damage arising from the reliance on the provided information.
- b) We are not accountable for inaccuracies, omissions, or consequences arising from the use of this information.
- c) Despite our diligent efforts to eliminate errors in developing functions and features, potential inaccuracies or omissions may exist. Unless stated otherwise in a valid agreement, we offer no warranties, implied or express, and exclude all liability for losses or damages related to the use of these developing functions and features, to the fullest extent permitted by law, regardless of foreseeability.
- d) We are not responsible for the accessibility, safety, accuracy, availability, legality, or completeness of content on third-party websites and resources such as information, advertising, commercial offers, products, services, and materials.

Privacy Policy

For functionality, specific device data may be uploaded to NetPrisma or third-party servers, such as carriers, chipset suppliers, or customer-specified servers. NetPrisma, strictly adhering to relevant laws, will only retain, use, disclose, or process data for service provision or as allowed by law. Please familiarize yourself with third-party privacy and data security policies prior to data exchange.

Copyright

The products included herein, whether ours or from third parties, may feature copyrighted material. This copyrighted content must not be copied, reproduced, distributed, merged, published, translated, or modified in any way without our explicit written permission. Both we and the third-party providers maintain exclusive rights to this copyrighted material. It is important to note that no patent, copyright, trademark, or service mark licenses are implicitly granted. To clarify, purchasing our products in any form does not grant any additional license beyond the standard non-exclusive, royalty-free license to use the material. We reserve the right to initiate legal proceedings in the event of non-compliance with the aforementioned conditions, unauthorized usage, or any other prohibited or harmful exploitation of the copyrighted material.

Trademarks

Unless otherwise stated in this document, no provision herein shall be interpreted as granting any rights to utilize any trademark, trade name, abbreviation, or counterfeit product owned by NetPrisma or any third party for advertising, publicity, or other purposes.

Third-Party Rights

This document may mention or refer to hardware, software, and/or documentation that are owned by one or multiple third parties (hereinafter referred to as "third-party materials"). The use of these third-party materials shall be subject to all applicable restrictions and obligations.

We offer no express or implied warranties or representations concerning the third-party materials. This includes, but is not limited to, implied or statutory warranties of merchantability, fitness for a specific purpose, quiet enjoyment, system integration, information accuracy, and non-infringement of any third-party intellectual property rights related to the licensed technology or its use. Nothing herein should be interpreted as a representation or warranty from us to develop, enhance, modify, distribute, market, sell, offer for sale, or otherwise maintain the production of any of our products or any other hardware, software, device, tool, information, or product. Furthermore, we disclaim all warranties arising from course of dealing or usage of trade.

Contents

Contents	2
Table Index	4
Figure Index	6
1 Introduction	7
1.1. Text Conventions	7
2 Product Overview	8
2.1. Frequency Bands and Functions	8
2.2. Key Features	8
2.3. Pin Assignment	11
2.4. Pin Description	11
2.5. EVB Kit	23
3 Operating Characteristics	24
3.1. Power Supply	24
3.1.1. Power Supply Pins	24
3.1.2. Reference Design for Power Supply	24
3.1.3. Voltage Stability Requirements	25
3.1.4. Battery Charge and Management	26
3.2. Turn On with PWRKEY	27
3.3. Turn Off	28
3.4. VRTC	29
3.5. Power Output	29
4 Application Interfaces	31
4.1. USB Interface	31
4.1.1. Micro USB Mode	32
4.1.2. USB Type-C Mode	32
4.2. USB_BOOT Interface	33
4.3. (U)SIM Interfaces	34
4.4. SPI	36
4.5. UART Interfaces	37
4.6. I2C Interfaces	38
4.7. I2S Interfaces	38
4.8. UART/SPI/I2C/I2S Multiplexing Relationship	38
4.9. Analog Audio Interfaces	40
4.9.1. Reference Design for Microphone Interfaces	41
4.9.2. Reference Design for Earpiece Interface	41
4.9.3. Reference Design for Headset Interface	41
4.9.4. Reference Design for Loudspeaker Interface	42
4.9.5. Analog Audio Interfaces Design Considerations	42
4.10. ADC Interfaces	42
4.11. SD Card Interface	43
4.12. LCM Interface	44
4.13. Camera Interfaces	46
4.13.1. MIPI Design Considerations	49
4.14. Touch Panel Interface	52
4.15. Sensor Interfaces	53
4.16. Flash & Torch Interfaces	53
4.17. Keypad Interfaces	54
4.18. Vibration Motor Driver Interface	54
4.19. RGB Interfaces	55
4.20. GPIO Interfaces	55
5 RF Specifications	57
5.1. Cellular Network	57
5.1.1. Antenna Interfaces & Frequency Bands	57
5.1.2. Tx Power	58
5.1.3. Rx Sensitivity	58
5.1.4. Reference Design	59
5.2. GNSS (Optional)	59
5.2.1. Antenna Interface & Frequency Bands	59
5.2.2. GNSS Performance	60
5.2.3. Reference Design	61

5.2.3.1. Reference Design of Passive Antenna	61
5.2.3.2. Reference Design of Active Antenna	61
5.2.3.3. GNSS RF Design Guidelines	62
5.3. Wi-Fi/Bluetooth	62
5.3.1. Wi-Fi	63
5.3.2. Bluetooth	65
5.3.3. Reference Design	66
5.4. RF Routing Guidelines	66
5.5. Antenna Design Requirements	68
5.6. RF Connector Recommendation	68
6 Electrical Characteristics and Reliability	71
6.1. Absolute Maximum Ratings	71
6.2. Power Supply Ratings	71
6.3. Power consumption	71
6.4. Digital I/O Characteristics	72
6.5. ESD Protection	74
6.6. Operating and Storage Temperatures	74
7 Mechanical Information	75
7.1. Mechanical Dimensions	75
7.2. Recommended Footprint	76
7.3. Top and Bottom Views	77
8 Storage, Manufacturing & Packaging	79
8.1. Storage Conditions	79
8.2. Manufacturing and Soldering	79
8.3. Packaging Specification	81
8.3.1. Carrier Tape	81
8.3.2. Plastic Reel	82
8.3.3. Mounting Direction	82
8.3.4. Packaging Process	82
9 Appendix References	84
Document History	94

Table Index

Table 1: Text Conventions	7
Table 2: Brief Introduction	8
Table 3: Wireless Network Type	8
Table 4: Key Features	8
Table 5: Parameter Definition	12
Table 6: Pin Description	12
Table 7: Pin Definition of Power Supply Interface	24
Table 8: Pin Definition of Charging Interface	26
Table 9: Pin Definition of PWRKEY	27
Table 10: Power Information	30
Table 11: Pin Definition of USB Interface	31
Table 12: USB Trace Length Inside the Module (Unit: mm)	33
Table 13: Pins Description of USB_BOOT	33
Table 14: Pin Definition of (U)SIM Interfaces	34
Table 15: Pin Definition of SPI	36
Table 16: Pin Definition of UART Interfaces	37
Table 17: Pin Definition of I2C Interface	38
Table 18: UART/SPI/I2C Multiplexing Relationship	39
Table 19: I2S Multiplexing Relationship Table	39
Table 20: Pin Definition of Analog Audio Interfaces	40
Table 21: Pin Definition of ADC Interfaces	43
Table 22: Pin Definition of SD Card Interface	43
Table 23: SD Card Interface Trace Length Inside the Module (Unit: mm)	44
Table 24: Pin Definition of LCM Interface	44
Table 25: Pin Definition of Camera Interfaces	46
Table 26: SC682A series MIPI Trace Length Inside the Module (Unit: mm)	50
Table 27: Mapping of CSI Data Rates and Trace Length (D-PHY)	51
Table 28: Mapping of DSI Data Rates and Trace Length (D-PHY)	52
Table 29: Pin Definition of Touch Panel Interface	52
Table 30: Pin Definition of Sensor Interfaces	53
Table 31: Pin Definition of Flash & Torch Interfaces	53
Table 32: Pin Definition of Keypad Interfaces	54
Table 33: Pin Definition of Vibration Motor Driver Interface	54
Table 34: Pin Definition of RGB Interfaces	55
Table 35: Pin Definition of GPIO Interfaces	55
Table 36: Pin Definition of Cellular Network Interfaces	57
Table 37: Operating Frequency	57
Table 38: Tx Power	58
Table 39: Conducted RF Rx Sensitivity	58
Table 40: Pin Definition of GNSS Antenna Interface	59
Table 41: GNSS Frequency	60
Table 42: GNSS Performance	60
Table 43: Pin Definition of Wi-Fi/Bluetooth Antenna Interface	62
Table 44: Wi-Fi/Bluetooth Frequency	63
Table 45: Wi-Fi Transmitting Performance	63
Table 46: Wi-Fi Receiver Performance	64
Table 47: Bluetooth Data Rates and Versions	65
Table 48: Bluetooth Tx and Rx Performance (Unit: dBm)	65
Table 49: Antenna Design Requirements	68
Table 50: Absolute Maximum Ratings	71
Table 51: Module Power Supply Ratings	71
Table 52: Power Consumption	71
Table 53: 2.95 V Digital I/O Characteristics – (U)SIM	72
Table 54: 1.8 V Digital I/O Characteristics – (U)SIM	73
Table 55: 2.95 V Digital I/O Characteristics – SD Card	73
Table 56: 1.8 V Digital I/O Characteristics – SD Card	73
Table 57: 1.8 V I/O Characteristics – Others	74
Table 58: Electrostatic Discharge Characteristics (Temperature: 25–30 °C, Humidity: 40 ±5 %)	74
Table 59: Operating and Storage Temperatures	74
Table 60: Recommended Thermal Profile Parameters	80
Table 61: Carrier Tape Dimension Table (Unit: mm)	81
Table 62: Plastic Reel Dimension Table (Unit: mm)	82

<i>Table 63: Related Documents</i>	84
<i>Table 64: List of Abbreviations</i>	84

Figure Index

Figure 1: Functional Diagram	错误! 未定义书签。
Figure 2: Pin Assignment	11
Figure 3: Reference Design of Power Supply	24
Figure 4: Power Supply Limits during Burst Transmission	25
Figure 5: Structure of Power Supply	25
Figure 6: Reference Design for Battery Charging Circuit	26
Figure 7: Reference Design for Turn-on with Driver Circuit	27
Figure 8: Reference Design for Turn-on with Push Button	27
Figure 9: Timing of Turn-on with PWRKEY	28
Figure 10: Timing of Forced Turn-off with PWRKEY	28
Figure 11: RTC Powered by Rechargeable Coin Cell Battery	29
Figure 12: RTC Powered by Large Capacitance Capacitor	29
Figure 13: Reference Design for Micro USB Mode	32
Figure 14: Reference Design for USB Type-C Mode	32
Figure 15: Reference Design for USB_BOOT	34
Figure 16: Reference Design for (U)SIM Interface with an 8-Pin (U)SIM Card Connector	35
Figure 17: Reference Design for (U)SIM Interface with a 6-pin (U)SIM Card Connector	35
Figure 18: Reference Design for UART with Level-shifting Chip (for UART5)	37
Figure 19: Reference Design for UART with RS-232 Level-shifting Chip (for UART5)	37
Figure 20: Reference Design for ECM Microphone Interface	41
Figure 21: Reference Design for MEMS Microphone Interface	41
Figure 22: Reference Design for Earpiece Interface	41
Figure 23: Reference Design for Headset Interface	41
Figure 24: Reference Design for Loudspeaker Interface	42
Figure 25: Reference Design for SD Card Interface	43
Figure 26: Reference Design for LCM Interface	45
Figure 27: Reference Design of Triple-Camera Applications	48
Figure 28: Reference Design for Touch Panel Interface	53
Figure 29: Reference Design for Vibration Motor Connection	54
Figure 30: Reference Design for RGB Interfaces	55
Figure 31: Reference Design for Main and Diversity Antenna Interfaces	59
Figure 32: Reference Design for Passive Antenna	61
Figure 33: Reference Design for Active Antenna	61
Figure 34: Reference Design for Wi-Fi/Bluetooth Antenna	66
Figure 35: Microstrip Design on a 2-layer PCB	66
Figure 36: Coplanar Waveguide Design on a 2-layer PCB	67
Figure 37: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)	67
Figure 38: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)	67
Figure 39: Dimensions of the Receptacle (Unit: mm)	68
Figure 40: Specifications of Mated Plugs (Unit: mm)	69
Figure 41: Space Factor of Mated Connectors (Unit: mm)	69
Figure 42: Module Top and Side Dimensions (Unit: mm)	75
Figure 43: Module Bottom Dimensions (Unit: mm)	75
Figure 44: Recommended Footprint (Unit: mm)	76
Figure 45: Top and Bottom Views of SUS600-LD	77
Figure 46: Recommended Reflow Soldering Thermal Profile	80
Figure 47: Carrier Tape Dimension Drawing (Unit: mm)	81
Figure 48: Plastic Reel Dimension Drawing	82
Figure 49: Mounting Direction	82
Figure 50: Packaging Process	82

1 Introduction

This document defines the SUA602-LD and describes its air interfaces and hardware interfaces which are connected with your applications.

With this document, you can quickly understand the interface specifications, electrical and mechanical details, as well as other related information of the module. The document, coupled with application notes and user guides, makes it easy to design and set up mobile applications with the module.

1.1. Text Conventions

Table 1: Text Conventions

dev	Unless stated otherwise, the presence of the mark "dev" following a function, feature, interface, pin name, command, argument, etc., signifies that it is still in the development phase and not yet supported. Additionally, when "dev" appears after a model, it indicates that the model sample is currently unavailable.
NOTE	"NOTE" is used to identify important information. When you see "NOTE" in this document, please be aware that the information contained therein may be crucial for understanding, implementing, or operating related technologies or steps. We strongly recommend that you pay special attention to these "NOTE" sections while reading the document to ensure that you can use this technical documentation correctly and efficiently.
[...]	Brackets ([...]) enclosing a range of numbers after a pin name indicate all pins of the same type within that range. For instance, SDIO_DATA[0:3] denotes all four SDIO pins, namely: SDIO_DATA0, SDIO_DATA1, SDIO_DATA2, and SDIO_DATA3.

2 Product Overview

SUA602-LD is smart LTE module providing industrial-grade performance. It is based on Android. The module supports multiple audio and video codecs, built-in high performance Adreno™ 610 GPU and multiple audio and video input/output interfaces as well as abundant GPIO interfaces. With these, the module is engineered to meet the demanding requirements in M2M applications. Its general features are listed below:

Related information and details of the module are listed in the table below:

[*Table 2: Brief Introduction*](#)

Categories	
Packaging and pins number	152 LCC pins + 171 LGA pins
Dimensions (mm)	$(43.0 \pm 0.15) \times (44.0 \pm 0.15) \times (2.85 \pm 0.2)$
Weight	TBD

2.1. Frequency Bands and Functions

[*Table 3: Wireless Network Type*](#)

Wireless Network Type	SUA602-LD
LTE-FDD	B2/B4/B5/B7/B12/B13/B14/B17/B25/B26/B66/B71
LTE-TDD	B41
GNSS (Optional)	GPS/GLONASS/BDS/Galileo/SBAS/QZSS
Wi-Fi 802.11 a/b/g/n/ac	2400-2483.5 MHz 5150-5850 MHz
Bluetooth 5.0/5.1	2402–2480 MHz

2.2. Key Features

[*Table 4: Key Features*](#)

Feature	Details
Application Processor	64-bit ARM v8.0 compliant application processor - Kryo Gold: quad high-performance cores 2.0 GHz with 1 MB L2 cache - Kryo Silver: quad low-power cores 1.8 GHz with 512 KB L2 cache
Modem DSP	Hexagon DSP, dual-HVX 512

GPU	Adreno™ GPU 610 at 950 MHz with 64-bit addressing
Memory	3 GB + 32 GB (Discrete LPDDR4X EMMC, Default)
Operating System	Android 13/14 ^{dev} /15 ^{dev}
Power Supply	● Supply voltage: 3.55–4.4 V ● Typical supply voltage: 3.8 V
SMS	● Text and PDU mode ● Point-to-point MO and MT ● SMS cell broadcast ● SMS storage: ME by default
USB Interface	● Compliant with USB 3.1 Gen 1 and USB 2.0 specifications, with transmission rates up to 5 Gbps on USB 3.1 Gen 1 and 480 Mbps on USB 2.0 ● Supports USB OTG ● Used for AT command communication, data transmission, software debugging, firmware upgrade.
(U)SIM Interfaces	● Two (U)SIM interfaces ● Support USIM/SIM card: 1.8/2.95 V ● Support Dual SIM Dual Standby (supported by default)
SPI	Support up to three SPIs. One of them is default configuration and two of them are multiplexed from other interfaces ● The default SPI supports master mode only ● For details about two SPIs that can be multiplexed from other interfaces, see Table 18 ● 1.8 V operation voltage with clock rates up to 50 MHz
UART Interfaces ¹	Support up to four UART interfaces. Two of them are default configurations and two of them are multiplexed from other interfaces ● Default UART interfaces: UART5 and debug UART – UART5: 4-wire UART interface, supports RTS and CTS hardware flow control, up to 115200 bps – Debug UART: 2-wire UART interface, dedicated for debugging, including Linux console and log output, up to 115200 bps ● For details about two UART interfaces that can be multiplexed from other interfaces, see Table 18
I2C Interfaces	Support up to seven I2C interfaces ● Four of them are dedicated I2C interfaces, used for camera, TP and sensor peripherals ● One of them is generic I2C interface ● For details about two I2C interfaces that can be multiplexed from other interfaces, see Table 19 ● Comply with <i>I2C-bus specification version 3.0</i> ● Multi-master mode is not supported
I2S Interfaces	Support up to two I2S interfaces that can be multiplexed from other interfaces, see Table 19
Analog Audio Interfaces	Audio Inputs: 3 analog microphone inputs, MIC1 and MIC2 integrated with internal bias voltage Audio Outputs: ● Class AB stereo headphone output ● Class AB earpiece differential output ● Class K speaker differential amplifier output
Audio Codec	● EVS, EVRC, EVRC-B, EVRC-WB ● G.711 and G.729A/AB
ADC Interfaces	2 generic ADC interfaces

¹ For details about the multiplexing and conflict relationships of UART, I2C and SPI interfaces, see **Table 18**.

SD Card Interface	● Supports SD 3.0 protocol ● Supports SD card hot-plug ● Supports 1.8/2.95 V SD card
LCM Interface	● Supports one 4-lane MIPI DSI, up to 1.5 Gbps/lane ● Supports FHD + (2520 × 1080) @ 60 fps
Video Codec	● Video encoding: 1080p @ 60 fps 8-bit HEVC (H.265); 1080p @ 60 fps 8-bit H.264 ● Video decoding: 1080p @ 60 fps 8-bit H.264; 1080p @ 60 fps 8-bit HEVC (H.265), VP9 ● Encoding + decoding: 1080p @ 30 fps + 1080p @ 30 fps
Camera Interfaces	● Support three 4-lane MIPI CSI, up to 2.5 Gbps/lane ● Support 3 cameras (4-lane + 4-lane + 4-lane) or 4 cameras (4-lane + 4-lane + 2-lane + 1-lane) ● Triple-ISP: (13 MP + 13 MP) @ 30 fps, (25 MP + 5 MP) @ 30 fps or (16 MP + 16 MP) @ 24 fps ● Support up to 3 concurrently working cameras
Real Time Clock	Supported
WLAN Features	● 2.4 GHz and 5 GHz, supports 802.11 a/b/g/n/ac, up to 433 Mbps ● Supports AP and STA modes
Bluetooth Features	<i>Bluetooth Core Specification Version 5.1</i>
GNSS Features (Optional)	● GPS/GLONASS/BDS/Galileo/SBAS/QZSS ● L1 ● Data update rate: 1 Hz ● Support AGNSS.
Antenna Interfaces	● Main antenna interface ● Diversity antenna interface ● Wi-Fi & Bluetooth antenna interface ● GNSS antenna interface (optional)
Transmitting Power	● LTE-FDD: Class 3 (23 dBm ±2 dB) ● LTE-TDD: Class 3 (23 dBm ±2 dB)
LTE Features	● Support Rel-10 Cat 4 for FDD and TDD ● Support 1.4 MHz, 3 MHz, 5 MHz, 10 MHz, 15 MHz, 20 MHz RF bandwidths ● Support Multi-user MIMO in DL direction ● Uplink modulations: QPSK, 16QAM ● Downlink modulations: QPSK, 16QAM and 64QAM ● LTE-FDD max. data rates: 150 Mbps (DL)/50 Mbps (UL) ● LTE-TDD max. data rates: 130 Mbps (DL)/30 Mbps (UL)
Temperature Ranges	● Operating temperature range ²: -35 to +75 °C ● Storage temperature range: -40 to +90 °C
Firmware Upgrade	● USB interface ● OTA
RoHS	All hardware components are fully compliant with EU RoHS directive

² Within the operating temperature range, the module meets 3GPP specifications.

Table 5: Parameter Definition

Parameter	Description
AI	Analog Input
AIO	Analog Input/Output
AO	Analog Output
DI	Digital Input
DIO	Digital Input/Output
DO	Digital Output
OD	Open Drain
PI	Power Input
PIO	Power Input/Output
PO	Power Output

DC characteristics include power domain and rated current.

Table 6: Pin Description

Power Supply					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT	36, 37, 38	PIO	Power supply for the module	V _{max} = 4.4 V V _{min} = 3.55 V V _{nom} = 3.8 V	It must be provided with sufficient current up to 3.0 A. It is suggested to use a TVS to increase voltage surge withstand capability.
LDO9A_1V8	9	PO	1.8 V output power for external GPIO's pull up circuits and level-shifting circuits.	V _{nom} = 1.8 V I _{omax} = 20 mA	Cannot be used for peripheral power supply. No external capacitor is required.
ELDO3_1V8	10	PO	1.8 V output power for I/O VDD of cameras, LCDs, TP and sensors.	V _{nom} = 1.8 V I _{omax} = 300 mA	Add a 1.0–2.2 µF bypass capacitor if used. If unused, keep this pin unconnected. Maximum external capacitance must not exceed 9 µF. Internally controlled by GPIO_56.
ELDO1_2V8	11	PO	2.8 V output power for VDD of sensors and TPs.	V _{nom} = 2.8 V I _{omax} = 300 mA	Add a 1.0–4.7 µF bypass capacitor if used. If unused, keep this pin unconnected. Maximum external

					capacitance must not exceed 9 μ F. Internally controlled by GPIO_54 and GPIO_55.
ELDO2_2V8	12	PO	Output power for cameras and LCDs.	Vnom = 2.8 V Iomax = 300 mA	Add a 1.0–4.7 μ F bypass capacitor if used. If unused, keep this pin unconnected. Maximum external capacitance must not exceed 9 μ F. Internally controlled by GPIO_31.
LDO2C_1V1	13	PO	1.1 V output power for DVDD of rear camera.	Vnom = 1.1 V Iomax = 800 mA	Add a 1.0–2.2 μ F bypass capacitor if used. If unused, keep this pin unconnected. Maximum external capacitance must not exceed 15.3 μ F.
LDO3C_2V8	14	PO	2.8 V output power for AVDD of camera.	Vnom = 2.8 V Iomax = 300 mA	Add a 1.0–2.2 μ F bypass capacitor if used. If unused, keep this pin unconnected. Maximum external capacitance must not exceed 47.8 μ F.
LDO1C_1V2	15	PO	1.2 V output power for DVDD of front camera.	Vnom = 1.2 V Iomax = 800 mA	Add a 1.0–2.2 μ F bypass capacitor if used. If unused, keep this pin unconnected. Maximum external capacitance must not exceed 15.3 μ F.
VPH_PWR	220, 221	PO	Power supply for peripherals	Vnom = VBAT Iomax = 1000 mA	It can provide a maximum continuous current of 1 A.
VRTC	16	PIO	Power supply for RTC	Vmin = 2.0 V Vnom = 3.0 V Vmax = 3.25 V	
GND	3, 4, 18, 20, 31, 34, 135, 148, 150, 154, 225, 243, 257–323		35, 40, 43, 47, 56, 62, 87, 98, 101, 112, 125, 128, 130, 133, 157, 159, 160, 163, 166, 170, 173, 176, 182, 193, 195, 219,		

Analog Audio Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
MIC_BIAS	167	AO	Bias voltage output for microphone	Vmin = 1.0 V Vmax = 2.85 V	
MIC1_P	44	AI	Microphone input for channel 1 (+)		Integrated with internal bias voltage.
MIC1_M	45	AI	Microphone input for channel 1 (-)		
MIC_GND	168		Microphone reference ground		If unused, connect this pin to ground.
MIC2_P	46	AI	Microphone input for		Integrated with internal bias voltage.

			headset (+)	
MIC3_P	169	AI	Microphone input for channel 2 (+)	No internal bias voltage is integrated.
EAR_P	53	AO	Earpiece output (+)	
EAR_M	52	AO	Earpiece output (-)	
SPK_P	55	AO	Speaker output (+)	
SPK_M	54	AO	Speaker output (-)	
HPH_R	51	AO	Headphone right channel output	
HPH_L	49	AO	Headphone left channel output	
HPH_GND	50		Headphone reference ground	It should be connected to main ground.
HS_DET	48	AI	Headset hot-plug detect	Pulled up internally.

USB Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_VBUS	41, 42	PIO	Charging power input. Power supply for OTG device. USB/adaptor insertion detection.	Vmax = 10.0 V Vmin = 4.0 V	Test points must be reserved.
USB_DM	33	AIO	USB 2.0 differential data (-)		Test points must be reserved. 90 Ω differential impedance.
USB_DP	32	AIO	USB 2.0 differential data (+)		
USB_SS1_RX_P	171	AI	USB 3.1 Channel 1 super-speed receive (+)		90 Ω differential impedance. USB 3.1 Gen 1 standard compliant.
USB_SS1_RX_M	172	AI	USB 3.1 Channel 1 super-speed receive (-)		
USB_SS1_TX_P	174	AO	USB 3.1 Channel 1 super-speed transmit (+)		
USB_SS1_TX_M	175	AO	USB 3.1 Channel 1 super-speed transmit (-)		
USB_SS2_RX_P	156	AI	USB 3.1 Channel 2 super-speed receive (+)		
USB_SS2_RX_M	155	AI	USB 3.1 Channel 2		

			super-speed receive (-)		
USB_SS2_TX_P	165	AO	USB 3.1 Channel 2 super-speed transmit (+)		
USB_SS2_TX_M	164	AO	USB 3.1 Channel 2 super-speed transmit (-)		
UUSB_TYPEC	217	AI	uUSB & USB Type-C configuration		If Micro USB is intended to be used, this pin should be connected to ground via a 1 kΩ resistor. If USB Type-C is intended to be used, this pin should be left unconnected.
USB_CC1	224	AI	USB Type-C configuration channel 1		
USB_CC2	223	AI	USB Type-C configuration channel 2		
USB_SS_SEL	226	DO	USB Type-C switch control		
SS_DIR_IN	212	DI	Configuration channel status detect	1.8 V	When using Micro USB, connect it to ground with a 7.32 kΩ resistor. When using USB Type-C, connect the pin to SS_DIR_OUT.
SS_DIR_OUT	213	AO	Configuration channel status output		When using Micro USB, keep this pin unconnected. When using USB Type-C, connect the pin to SS_DIR_IN.
USB_ID	30	AI	USB ID detect		High level by default.
(U)SIM Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USIM1_VDD	141	PO	(U)SIM1 card power supply	1.8/2.95 V	Either 1.8 V or 2.95 V (U)SIM card is supported. The total capacity of the external capacitor(s) cannot exceed 2.2 μF. Externally pulled up to USIM1_VDD with a 10 kΩ resistor.
USIM1_DATA	142	DIO	(U)SIM1 card data		
USIM1_CLK	143	DO	(U)SIM1 card clock		
USIM1_RST	144	DO	(U)SIM1 card reset		
USIM1_DET	145	DI	(U)SIM1 card hot-plug detect	1.8 V	Active low. Require external pull-up to 1.8 V. If unused, keep this pin unconnected.

					Disabled by default and can be enabled through software configuration.
USIM2_VDD	210	PO	(U)SIM2 card power supply	1.8/2.95 V	Either 1.8 V or 2.95 V (U)SIM card is supported. The total capacity of external capacitor cannot exceed 2.2 μ F. Externally pulled up to USIM2_VDD with a 10 k Ω resistor.
USIM2_DATA	209	DIO	(U)SIM2 card data		
USIM2_CLK	208	DO	(U)SIM2 card clock		
USIM2_RST	207	DO	(U)SIM2 card reset		
USIM2_DET	256	DI	(U)SIM2 card hot-plug detect	1.8 V	Active low. Require external pull-up to 1.8 V. If unused, keep this pin unconnected. Disabled by default and can be enabled through software configuration.

SD Card Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SD_CLK	70	DO	SD card clock	1.8/2.95 V	50 Ω impedance.
SD_CMD	69	DIO	SD card command		
SD_DATA0	68	DIO	SDIO data bit 0		
SD_DATA1	67	DIO	SDIO data bit 1		
SD_DATA2	66	DIO	SDIO data bit 2		
SD_DATA3	65	DIO	SDIO data bit 3		
SD_DET	64	DI	SD card hot-plug detect		Active low.
SD_VDD	63	PO	SD card power supply	Vnom = 1.8/2.95 V Iomax = 800 mA	The maximum external capacitance must not exceed 18.8 μ F.
SD_PU_VDD	179	PO	1.8/2.95 V output power for SD card pull-up circuits	Vnom = 1.8/2.95 V Iomax = 50 mA	The maximum external capacitance must not exceed 2.2 μ F.

Touch Panel Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
TP_RST	138	DO	TP reset	1.8 V	
TP_INT	139	DI	TP interrupt		

TP_I2C_SCL	140	OD	TP I2C clock	TP I2C requires external pull-up circuit. Can only be used for TP interface.
TP_I2C_SDA	206	OD	TP I2C data	

LCM Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
LCD_BL_A	21	PO	Current output for LCD backlight	V _{max} = 29.5 V I _{LEDmax} = 100 mA	I _{LEDmax} = 25 mA
LCD_BL_K1	22	AI	Current sink for LCD backlight		
LCD_BL_K2	23	AI	Current sink for LCD backlight		
LCD_BL_K3	24	AI	Current sink for LCD backlight		
LCD_BL_K4	25	AI	Current sink for LCD backlight		
PWM	152	DO	PWM output	V _{nom} = V _{BAT}	
LCD_RST	127	DO	LCD reset	1.8 V	
LCD_TE	126	DI	LCD tearing effect		
DSI_CLK_P	115	AO	LCD MIPI clock (+)		100 Ω differential impedance.
DSI_CLK_N	116	AO	LCD MIPI clock (-)		
DSI_LN0_P	117	AO	LCD MIPI lane 0 data (+)		
DSI_LN0_N	118	AO	LCD MIPI lane 0 data (-)		
DSI_LN1_P	119	AO	LCD MIPI lane 1 data (+)		
DSI_LN1_N	120	AO	LCD MIPI lane 1 data (-)		
DSI_LN2_P	121	AO	LCD MIPI lane 2 data (+)		
DSI_LN2_N	122	AO	LCD MIPI lane 2 data (-)		
DSI_LN3_P	123	AO	LCD MIPI lane 3 data (+)		
DSI_LN3_N	124	AO	LCD MIPI lane 3 data (-)		

Camera Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
CSI0_CLK_P	77	AI	MIPI CSI0 clock (+)		100 Ω differential impedance. Used for front camera by default.
CSI0_CLK_N	78	AI	MIPI CSI0 clock (-)		
CSI0_LN0_P	79	AI	MIPI CSI0 lane 0 data (+)		

CSI0_LN0_N	80	AI	MIPI CSI0 lane 0 data (-)	
CSI0_LN1_P	81	AI	MIPI CSI0 lane 1 data (+)	
CSI0_LN1_N	82	AI	MIPI CSI0 lane 1 data (-)	
CSI0_LN2_P	83	AI	MIPI CSI0 lane 2 data (+)	
CSI0_LN2_N	84	AI	MIPI CSI0 lane 2 data (-)	
CSI0_LN3_P	85	AI	MIPI CSI0 lane 3 data (+)	
CSI0_LN3_N	86	AI	MIPI CSI0 lane 3 data (-)	
CSI1_CLK_P	88	AI	MIPI CSI1 clock (+)	
CSI1_CLK_N	89	AI	MIPI CSI1 clock (-)	
CSI1_LN0_P	90	AI	MIPI CSI1 lane 0 data (+)	
CSI1_LN0_N	91	AI	MIPI CSI1 lane 0 data (-)	
CSI1_LN1_P	92	AI	MIPI CSI1 lane 1 data (+)	100 Ω differential impedance. Used for rear camera by default.
CSI1_LN1_N	93	AI	MIPI CSI1 lane 1 data (-)	
CSI1_LN2_P	94	AI	MIPI CSI1 lane 2 data (+)	
CSI1_LN2_N	95	AI	MIPI CSI1 lane 2 data (-)	
CSI1_LN3_P	96	AI	MIPI CSI1 lane 3 data (+)	
CSI1_LN3_N	97	AI	MIPI CSI1 lane 3 data (-)	
CSI2_CLK_P	183	AI	MIPI CSI2 clock (+)	
CSI2_CLK_N	184	AI	MIPI CSI2 clock (-)	
CSI2_LN0_P	185	AI	MIPI CSI2 lane 0 data (+)	
CSI2_LN0_N	186	AI	MIPI CSI2 lane 0 data (-)	
CSI2_LN1_P	187	AI	MIPI CSI2 lane 1 data (+)	100 Ω differential impedance. Used for depth camera by default.
CSI2_LN1_N	188	AI	MIPI CSI2 lane 1 data (-)	
CSI2_LN2_P	189	AI	MIPI CSI2 lane 2 data (+)	
CSI2_LN2_N	190	AI	MIPI CSI2 lane 2 data (-)	
CSI2_LN3_P	191	AI	MIPI CSI2 lane 3 data (+)	
CSI2_LN3_N	192	AI	MIPI CSI2 lane 3 data (-)	
SCAM_MCLK	100	DO	Master clock of front camera	1.8 V
SCAM_RST	72	DO	Reset of front camera	

SCAM_PWDN	71	DO	Power down of front camera	1.8 V	If unused, keep this pin unconnected.
MCAM_MCLK	99	DO	Master clock of rear camera		
MCAM_RST	74	DO	Reset of rear camera		
MCAM_PWDN	73	DO	Power down of rear camera		
DCAM_MCLK	194	DO	Master clock of depth camera		
DCAM_RST	180	DO	Reset of depth camera		
DCAM_PWDN	181	DO	Power down of depth camera		
CAM4_MCLK	236	DO	Master clock of fourth camera		
CAM_I2C_SCL	75	OD	I2C clock of front and rear cameras		
CAM_I2C_SDA	76	OD	I2C data of front and rear cameras		
DCAM_I2C_SDA	197	OD	I2C data of depth camera	1.8 V	Dedicated for camera interfaces.
DCAM_I2C_SCL	196	OD	I2C clock of depth camera		

Flash & Torch Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
FLASH1_LED	26	AO	Flash/torch driver output		Support flash and torch modes.
FLASH2_LED	162	AO	Flash/torch driver output		

Keypad Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
PWRKEY	39	DI	Turn on/off the module	1.8 V	Pulled up to 1.8 V internally. Active low.
VOL_UP	146	DI	Volume up		If unused, keep these pins unconnected.
VOL_DOWN	147	DI	Volume down		

UART Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
DBG_TXD	5	DO	Debug UART transmit	1.8 V	If unused, keep this pin unconnected. Test points must be reserved.
DBG_RXD	6	DI	Debug UART receive		
UART5_TXD	199	DO	UART5 transmit	1.8 V	

UART5_RXD	198	DI	UART5 receive		
UART5_RTS	245	DO	Request to send signal from the module		
UART5_CTS	246	DI	Clear to send signal to the module		
Sensor I2C Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SENSOR_I2C_SCL	131	OD	I2C clock for external sensor	1.8 V	External pull-up is required for external sensors. SENSOR_I2C interface only supports sensors of the ADSP architecture. Cannot be used for touch panel, NFC, I2C keyboard, etc.
SENSOR_I2C_SDA	132	OD	I2C data for external sensor		
Sensor Interrupt Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ACCEL_INT	252	DI	Acceleration sensor interrupt	1.8 V	
ALPS_INT	253	DI	Ambient light/proximity sensor interrupt		
MAG_INT	254	DI	Geomagnetic sensor interrupt		
GYRO_INT	255	DI	Gyroscopic sensor interrupt		
I2C Interface					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
I2C1_SDA	204	OD	I2C1 serial data	1.8 V	The module's internal power chip has occupied the addresses 0x47, 0x02 and 0x36 of the I2C bus. A 2.2 kΩ pull-up resistor has been integrated inside the module. Can only be used as I2C instead of GPIO.
I2C1_SCL	205	OD	I2C1 serial clock		
RF Antenna Interfaces					
Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ANT_GNSS	134	AI	GNSS antenna interface		50 Ω impedance.

ANT_MAIN	19	AIO	Main antenna interface
ANT_DRX	149	AI	Diversity antenna interface
ANT_WIFI/BT	129	AIO	Wi-Fi/Bluetooth antenna interface

Antenna Tuner Control Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
GRFC_0	241	DIO	Generic RF controller	1.8 V	Only used for RF tuner control.
GRFC_1	242	DIO			

SPI

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
SPI0_CS	58	DO	SPI0 chip select	1.8 V	The module supports SPI as a master only.
SPI0_CLK	59	DO	SPI0 clock		
SPI0_MOSI	60	DO	SPI0 master-out slave-in		
SPI0_MISO	61	DI	SPI0 master-in slave-out		

ADC Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
ADC0	151	AI	General-purpose ADC interface		Maximum input voltage: 1.8 V
ADC1	153	AI	General-purpose ADC interface		

Charging Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
BAT_P	27	AI	Battery voltage detect (+)		Must be connected to the battery anode.
BAT_M	28	AI	Battery voltage detect (-)		Must be connected to the battery ground.
BAT_THERM	29	AI	Battery temperature detect		If used, connect it to an external 47 kΩ NTC thermistor. If unused, connect it to ground with a 47 kΩ resistor.
BAT_ID	17	AI	Battery type detect		If unused, keep this pin unconnected.

RGB Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
----------	---------	-----	-------------	--------------------	---------

RGB_R	214	AO	Current output for red LED
RGB_G	218	AO	Current output for green LED
RGB_B	222	AO	Current output for blue LED

Vibration Motor Driver Interface

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VIB_DRV_P	161	PO	Vibration motor driver output control	Vmin = 1.5 V Vmax= 3.54 V	

Other Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
USB_BOOT	57	DI	Force the module into download mode	1.8 V	Pulled up to 1.8 V internally. Active low. A test point is recommended to be reserved.
CBL_PWR_N	240	DI	Cable power on; initiate power on when grounded	1.8 V	If unused, keep this pin unconnected.
GNSS_LNA_EN	202	DO	GNSS LNA enable control	1.8 V	For internal testing only. Keep this pin unconnected.
S1A	215		S1A and S1B are connected inside the module		
S1B	216				
S2A	211		S2A and S2B are connected inside the module		
S2B	233				

GPIO Interfaces

Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
GPIO_65	247	DIO	General-purpose input/output	1.8 V	
GPIO_66	248	DIO			
GPIO_67	136	DIO			
GPIO_68	137	DIO			
GPIO_71	7	DIO			
GPIO_80	8	DIO			
GPIO_83	200	DIO			
GPIO_84	201	DIO			

GPIO_86	237	DIO
GPIO_96	113	DIO
GPIO_97	114	DIO
GPIO_98	232	DIO
GPIO_99	231	DIO
GPIO_100	178	DIO
GPIO_101	177	DIO
GPIO_102	250	DIO
GPIO_103	203	DIO
GPIO_104	249	DIO
GPIO_105	251	DIO
GPIO_107	238	DIO
GPIO_108	234	DIO
GPIO_111	230	DIO
GPIO_112	229	DIO
Reserved Pins		
Pin Name	Pin No.	
RESERVED	1, 2, 102–111, 158, 227, 228, 235, 239, 244	

NOTE

1. Keep all RESERVED pins unconnected.
2. All GND pins should be connected to the ground unless otherwise specified.

2.5. EVB Kit

NetPrisma supplies an evaluation board (Smart EVB G5) with accessories to develop and test the module. For more details, see **document 1**.

3 Operating Characteristics

3.1. Power Supply

3.1.1. Power Supply Pins

The module provides three VBAT pins, two VPH_PWR pins. VBAT pins must be connected to an external power supply to supply power for the module. VPH_PWR pins are used to power peripherals.

Table 7: Pin Definition of Power Supply Interface


Pin Name	Pin No.	I/O	Description	DC Characteristics	Comment
VBAT	36, 37, 38	PIO	Power supply for the module	Vmax = 4.4 V Vmin = 3.55 V Vnom = 3.8 V	It must be provided with sufficient current up to 3.0 A. It is suggested to use a TVS to increase voltage surge withstand capability.
VPH_PWR	220, 221	PO	Power supply for peripherals	Vnom = VBAT Iomax = 1000 mA	It can provide a maximum continuous current of 1 A.

3.1.2. Reference Design for Power Supply

The power design for the module is very important, as the performance of the module largely depends on the power source. The power supply of the module should be able to provide sufficient current up to 3 A at least. If the voltage drop between the input and output is not too high, it is suggested to use an LDO to supply power for the module. If there is a big voltage difference between the input source and the desired output (VBAT), a buck converter is recommended.

The following figure illustrates a reference design for +5 V input power source.

Figure 3: Reference Design of Power Supply




NOTE

To avoid corrupting the data in the internal flash, do not turn off the power supply to turn off the module when the module works normally. Only after turning off the module with PWRKEY, then you can cut off the power supply.

3.1.3. Voltage Stability Requirements

The power supply range of the module is from 3.55 V to 4.4 V, and the recommended value is 3.8 V. The power supply performance, such as load capacity and voltage ripple, directly influences the module's performance and stability. Under ultimate conditions, the module may have a transient peak current of up to 3 A. If the power supply capability is not sufficient, there will be voltage drops, and if the voltage drops below 3.1 V, the module will power off automatically. Therefore, make sure the input voltage never drops below 3.1 V.

Figure 4: Power Supply Limits during Burst Transmission




To prevent the voltage from dropping below 3.1 V, use a bypass capacitor of about 100 μF with low ESR (ESR = 0.7 Ω), and reserve a multi-layer ceramic chip capacitor (MLCC) array due to its ultra-low ESR. It is recommended to use three ceramic capacitors (100 nF, 33 pF, 10 pF) to compose the MLCC array, and place these capacitors close to VBAT pins. Additionally, add a 4.7 μF capacitor in parallel. The width of VBAT trace should be not less than 3 mm. In principle, the longer the VBAT trace is, the wider it should be. Additionally, the ground plane of the power supply part should be as complete as possible.

To suppress the impact of power fluctuations and ensure the stability of the output power supply, it is suggested to add a TVS of at least 2000 W and place it as close to the VBAT pin as possible to enhance surge protection.

The following figure shows the structure of the power supply.

Figure 5: Structure of Power Supply



3.1.4. Battery Charge and Management

The module supports battery charging. The battery charging function of the module supports trickle charging, pre-charge, constant current charging and constant voltage charging modes, which optimize the charging procedure for Li-ion batteries.

- **Trickle charging:** When the battery voltage is below 2.1 V, a 75-mA trickle charging current is applied to the battery.
- **Pre-charge mode:** When the battery voltage is between 2.1 V and the pre-charge cut-off voltage (software programmable range: 2.4–3.0 V, 3.0 V by default), the system will switch to pre-charge mode. The charging current software programmable range is from 100 mA to 450 mA (450 mA by default).
- **Constant current mode (CC mode):** When the battery voltage exceeds the pre-charge cut-off voltage, the system will switch to CC mode. The maximum charging current is 3000 mA when an adapter is used for battery charging, and the maximum charging current is 500 mA for USB charging.
- **Constant voltage mode (CV mode):** When the battery voltage reaches the final value 4.35 V, the system will switch to CV mode and the charging current will decrease gradually. When the charging current reduces to about 100 mA, charging is completed.


Table 8: Pin Definition of Charging Interface

Pin Name	Pin No.	I/O	Description	Comment
BAT_P	27	AI	Battery voltage detect (+)	Must be connected to the battery anode.
BAT_M	28	AI	Battery voltage detect (-)	Must be connected to the battery ground.
BAT_THERM	29	AI	Battery temperature detect	If used, connect it to an external 47 k Ω NTC thermistor. If unused, connect it to ground with a 47 k Ω resistor.
BAT_ID	17	AI	Battery type detect	If unused, keep this pin unconnected.

The module supports battery temperature detection in the condition that the battery integrates a thermistor (47 k Ω $\pm$ 1 % NTC thermistor with a B-constant of 4050 k Ω $\pm$ 1 % by default) and the thermistor is connected to BAT_THERM pin, or there will be malfunctions such as boot error, battery charging failure, and battery level display error.

A reference design for the battery charging circuit is shown below.

Figure 6: Reference Design for Battery Charging Circuit



Mobile devices such as mobile phones and handheld POS systems are powered by batteries. When different batteries are utilized, the charging and discharging curve must be modified correspondingly to achieve the best effect.

If the thermistor is not available in the battery, or an adapter is utilized for powering the module, only VBAT and GND need to be connected. Otherwise, the system may misjudge that the battery temperature is abnormal, which will cause battery charging failure. To avoid this, BAT_THERM should be connected to GND via a 47 kΩ resistor. If BAT_THERM is unconnected, the system will be unable to detect the battery, resulting in unsuccessful battery charging.

BAT_P and BAT_M must be connected. Otherwise, the module will have abnormalities in voltage detection, as well as an associated turn on/off issues and battery charging/discharging issues.

3.2. Turn On with PWRKEY


Table 9: Pin Definition of PWRKEY

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	39	DI	Turn on/off the module	Pulled up to 1.8 V internally. Active low.

The module can be turned on by driving the PWRKEY pin low for at least 1.6 s.


It is recommended to use an open drain/collector driver to control the PWRKEY. A simple reference design is illustrated in the following figure.

Figure 7: Reference Design for Turn-on with Driver Circuit




The other way to control the PWRKEY is by using a push button. When pressing the push button, an electrostatic strike may be generated from finger. Therefore, you should place a TVS near the push button for ESD protection. Additionally, a 1 kΩ resistor is connected in series to PWRKEY for ESD protection.

Figure 8: Reference Design for Turn-on with Push Button



The turn-on timing is illustrated in the following figure.

Figure 9: Timing of Turn-on with PWRKEY



NOTE


1. When the module is turned on for the first time, its turn-on timing may be different from that shown above.
2. Ensure that the voltage of VBAT is stable before driving PWRKEY pin low, and it is recommended to drive PWRKEY low after VBAT reaches 3.8 V and remains stable for 30 ms. PWRKEY pin cannot be driven low all the time.

3.3. Turn Off

Drive the PWRKEY pin low for at least 1 s, and then choose to turn off the module when the prompt window comes up.

The other way to turn off the module is to drive PWRKEY pin low for at least 8 s. The module will execute the forced shutdown. The forced turn-off timing is illustrated in the following figure.

Figure 10: Timing of Forced Turn-off with PWRKEY



3.4. VRTC

The RTC (Real Time Clock) can be powered by an external power source through VRTC when the module is powered down and there is no power supply for the VBAT. The power source can be an external battery or capacitor according to application demands.

The following are some reference circuit designs when an external battery or capacitor is utilized for powering RTC.

Figure 11: RTC Powered by Rechargeable Coin Cell Battery





Figure 12: RTC Powered by Large Capacitance Capacitor



- When VBAT is disconnected, the recommended input voltage range for VRTC is 2.0–3.25 V and the recommended typical value is 3.0 V.
- When powered by VBAT, the RTC deviation is 50 ppm. When powered by VRTC, the RTC deviation is about 200 ppm.
- If a rechargeable battery is used, ESR of the battery should be less than 2 kΩ.

3.5. Power Output

The module supports multiple output of regulated voltage for peripherals. It is recommended to connect a 33 pF and a 10 pF capacitor in parallel to suppress high-frequency noise.

Table 10: Power Information

Pin Name	Default Voltage (V)	Drive Current (mA)	Power Supply Status @ Standby
LDO9A_1V8	1.8	20	Keeps ON
ELDO3_1V8	1.8	300	-
ELDO1_2V8	2.8	300	-
ELDO2_2V8	2.8	300	-
LDO2C_1V1	1.1	800	-
LDO3C_2V8	2.8	300	-
LDO1C_1V2	1.2	800	-

4 Application Interfaces

4.1. USB Interface

The module provides one USB interface. The USB interface complies with the USB 3.1 Gen 1 and USB 2.0 specifications, and supports SuperSpeed (5 Gbps) for USB 3.1 Gen 1, high-speed (480 Mbps), full-speed (12 Mbps) and low-speed (1.5 Mbps) for USB 2.0. The USB interface supports USB OTG function, and is used for AT command communication, data transmission, software debugging and firmware upgrade.

The following table shows the pin definition of USB interface.

Table 11: Pin Definition of USB Interface


Pin Name	Pin No.	I/O	Description	Comment
USB_VBUS	41, 42	PIO	Charging power input. Power supply for OTG device. USB/adaptor insertion detection.	Test points must be reserved.
USB_DM	33	AIO	USB 2.0 differential data (-)	Test points must be reserved.
USB_DP	32	AIO	USB 2.0 differential data (+)	90 Ω differential impedance.
USB_SS1_RX_P	171	AI	USB 3.1 Channel 1 super-speed receive (+)	90 Ω differential impedance. USB 3.1 Gen 1 standard compliant.
USB_SS1_RX_M	172	AI	USB 3.1 Channel 1 super-speed receive (-)	
USB_SS1_TX_P	174	AO	USB 3.1 Channel 1 super-speed transmit (+)	
USB_SS1_TX_M	175	AO	USB 3.1 Channel 1 super-speed transmit (-)	
USB_SS2_RX_P	156	AI	USB 3.1 Channel 2 super-speed receive (+)	90 Ω differential impedance. USB 3.1 Gen 1 standard compliant.
USB_SS2_RX_M	155	AI	USB 3.1 Channel 2 super-speed receive (-)	
USB_SS2_TX_P	165	AO	USB 3.1 Channel 2 super-speed transmit (+)	
USB_SS2_TX_M	164	AO	USB 3.1 Channel 2 super-speed transmit (-)	
UUSB_TYPEC	217	AI	uUSB & USB Type-C configuration	If Micro USB is intended to be used, this pin should be connected to ground via a 1 k Ω resistor. If USB Type-C is intended to be used, this pin should be left unconnected.
USB_CC1	224	AI	USB Type-C configuration channel 1	
USB_CC2	223	AI	USB Type-C configuration channel 2	
USB_SS_SEL	226	DO	USB Type-C switch control	
SS_DIR_IN	212	DI	Configuration channel status detect	When using Micro USB, connect it to ground with a 7.32 k Ω resistor.

				When using USB Type-C, connect the pin to SS_DIR_OUT. When using Micro USB, keep this pin unconnected. When using USB Type-C, connect the pin to SS_DIR_IN.
SS_DIR_OUT	213	AO	Configuration channel status output	
USB_ID	30	AI	USB ID detect	High level by default.

4.1.1. Micro USB Mode

A reference design for Micro USB mode is shown below.


Figure 13: Reference Design for Micro USB Mode



4.1.2. USB Type-C Mode

A reference design for USB Type-C mode is shown below.

Figure 14: Reference Design for USB Type-C Mode



To ensure USB performance, you should follow the following principles while designing USB interface.

- Route USB signal traces as differential pairs with surrounded ground. The impedance of USB differential trace is 90 Ω .
- The ground reference plane under the USB signals must be continuous without any cuts or any holes to ensure impedance continuity.
- Pay attention to the influence of junction capacitance of ESD protection components on USB data traces. Typically, the capacitance value should be not more than 2 pF for USB 2.0 and not more than 0.5 pF for USB 3.1. Keep the ESD protection components as close as possible to the USB connector.
- For USB 2.0, the total trace length of each signal should be not more than 200 mm, and the length matching (P/M) of each differential pair should be not more than 2 mm.
- For USB 3.1, intra-pair length matching (P/M) should be not more than 0.7 mm, while the inter-pair length matching (Tx/Rx) should be not more than 10 mm.
- For signal traces, provide spacing from power supply traces, crystal-oscillators, magnetic devices, sensitive signals such as RF signals, analog signals, and noise signals generated by clock, and DC-DC. It is important to route the USB differential traces in inner-layer of the PCB, and surround the traces with ground on that layer and with ground planes above and below.

Table 12: USB Trace Length Inside the Module (Unit: mm)

Signal	Pin No.	Length	Length Difference (P – M)
USB_DP	32	70.82	0.63
USB_DM	33	70.19	
USB_SS1_RX_P	171	28.58	-0.13
USB_SS1_RX_M	172	28.45	
USB_SS1_TX_P	174	25.74	-0.28
USB_SS1_TX_M	175	25.46	
USB_SS2_RX_P	156	73.79	-0.24
USB_SS2_RX_M	155	73.55	
USB_SS2_TX_P	165	69.17	-0.31
USB_SS2_TX_M	164	68.86	

4.2. USB_BOOT Interface


The module provides a USB_BOOT pin. You can pull up USB_BOOT to LDO9A_1V8 before turning on the module, thus the module will enter forced download mode when turned on. In this mode, the module supports firmware upgrade over USB 2.0 interface.

Table 13: Pins Description of USB_BOOT

Pin Name	Pin No.	I/O	Description	Comment
USB_BOOT	57	DI	Force the module into download mode	Pulled up to 1.8 V internally. Active low. A test point is recommended to be

reserved.

Figure 15: Reference Design for USB_BOOT



4.3. (U)SIM Interfaces

The module provides two (U)SIM interfaces which meet ETSI and IMT-2000 requirements. Dual SIM Dual Standby is supported by default. Either 1.8 V or 2.95 V (U)SIM card is supported, and the (U)SIM interfaces are powered by the dedicated low dropout regulators in the module.

Table 14: Pin Definition of (U)SIM Interfaces

Pin Name	Pin No.	I/O	Description	Comment
USIM1_VDD	141	PO	(U)SIM1 card power supply	Either 1.8 V or 2.95 V (U)SIM card is supported. The total capacity of the external capacitor(s) cannot exceed 2.2 μ F.
USIM1_DATA	142	DIO	(U)SIM1 card data	Externally pulled up to USIM1_VDD with a 10 k Ω resistor.
USIM1_CLK	143	DO	(U)SIM1 card clock	
USIM1_RST	144	DO	(U)SIM1 card reset	
USIM1_DET	145	DI	(U)SIM1 card hot-plug detect	Active low. Require external pull-up to 1.8 V. If unused, keep this pin unconnected. Disabled by default and can be enabled through software configuration.
USIM2_VDD	210	PO	(U)SIM2 card power supply	Either 1.8 V or 2.95 V (U)SIM card is supported. The total capacity of external capacitor cannot exceed 2.2 μ F.
USIM2_DATA	209	DIO	(U)SIM2 card data	Externally pulled up to USIM2_VDD with a 10 k Ω resistor.
USIM2_CLK	208	DO	(U)SIM2 card clock	
USIM2_RST	207	DO	(U)SIM2 card reset	


USIM2_DET 256 DI (U)SIM2 card detect

Active low.
Require external pull-up to 1.8 V.
If unused, keep this pin
unconnected.
Disabled by default and can be
enabled through software
configuration.

The module supports (U)SIM card hot-plug via the USIM_DET pin, which is disabled by default and can be enabled through software configuration.


A reference design for (U)SIM interface with an 8-pin (U)SIM card connector is shown below.

Figure 16: Reference Design for (U)SIM Interface with an 8-Pin (U)SIM Card Connector



A reference design for (U)SIM card interface with a 6-pin (U)SIM card connector is illustrated in the following figure.

Figure 17: Reference Design for (U)SIM Interface with a 6-pin (U)SIM Card Connector



To enhance the reliability and availability of the (U)SIM card in applications, you should follow the criteria below in (U)SIM circuit design.

- Place the (U)SIM card connector as close to the module as possible. Keep the trace length as short as possible, at most 200 mm.
- (U)SIM card signal traces should provide spacing from power supply traces, crystal-oscillators, magnetic devices, sensitive signals such as RF signals, analog signals, and noise signals generated by clock and DC-DC.
- To avoid cross-talk between USIM_DATA and USIM_CLK, keep them away from each other and shield them with surrounded ground.
- To offer better ESD protection, it is recommended to add a TVS array of which the parasitic capacitance should be less than 30 pF. The 22 Ω resistors should be added in series between the module and the (U)SIM card connector to suppress EMI and filter out RF interference.
- Add 22 pF capacitors in parallel among USIM_DATA, USIM_CLK and USIM_RST signal traces to filter out RF interference, and place them as close to the (U)SIM card connector as possible.
- The pull-up resistor 10 k Ω on USIM_DATA trace improves anti-jamming capability and should be placed close to the (U)SIM card connector.

4.4. SPI

The module supports up to three SPIs. One of them is default configuration, and supports master mode only. Two of them can be multiplexed from other interfaces, see **Table 18** [错误!未找到引用源。](#) for details.

Table 15: Pin Definition of SPI

Pin Name	Pin No.	I/O	Description	Comment
SPI0_CS	58	DO	SPI0 chip select	The module supports SPI as a master only.
SPI0_CLK	59	DO	SPI0 clock	
SPI0_MOSI	60	DO	SPI0 master-out slave-in	
SPI0_MISO	61	DI	SPI0 master-in slave-out	

4.5. UART Interfaces

The module supports up to four UART interfaces. Two of them are default configurations and two of them can be multiplexed from other interfaces, see **Table 18** for details.

Two default UART interfaces are:

- **UART5:** 4-wire UART interface, supports hardware flow control.
- **Debug UART:** 2-wire UART interface, dedicated for debugging, including Linux console and log output.


Pin definition of the UART interfaces is here as follows:

Table 16: Pin Definition of UART Interfaces

Pin Name	Pin No.	I/O	Description	Comment
DBG_TXD	5	DO	Debug UART transmit	If unused, keep this pin connected. Test points must be reserved.
DBG_RXD	6	DI	Debug UART receive	
UART5_TXD	199	DO	UART5 transmit	
UART5_RXD	198	DI	UART5 receive	
UART5_RTS	245	DO	Request to send signal from the module	
UART5_CTS	246	DI	Clear to send signal to the module	


UART5 is a 4-wire UART interface with 1.8 V power domain. A level-shifting chip should be used if your application is equipped with a 3.3 V UART interface. The following figure shows a reference design.

Figure 18: Reference Design for UART with Level-shifting Chip (for UART5)



The following figure is a reference design for the connection between the module and a PC. A level-shifting chip and an RS-232 level-shifting chip are recommended to be added between the module and PC, as shown below:

Figure 19: Reference Design for UART with RS-232 Level-shifting Chip (for UART5)



NOTE

Debug UART is similar to UART5. For the reference design, refer to that of UART5.

4.6. I2C Interfaces

The module provides up to seven I2C interfaces. Four of them are used for camera, TP and sensor peripherals. One of them is general I2C interface. Two of them can be multiplexed from other interfaces, see **Table 18** for details.

All I2C interfaces are open drain signals and therefore you must pull them up externally. The reference power domain is 1.8 V. The SENSOR_I2C interface only supports sensors of the ADSP architecture. CAM_I2C/DCAM_I2C signals are controlled by Linux Kernel code and support connection with video output related devices.

Table 17: Pin Definition of I2C Interface

Pin Name	Pin No.	I/O	Description	Comment
I2C1_SDA	204	OD	I2C1 serial data	The module's internal power chip has occupied the addresses 0x47, 0x02 and 0x36 of the I2C bus. A 2.2 kΩ pull-up resistor has been integrated inside the module. Can only be used as I2C instead of GPIO.
I2C1_SCL	205	OD	I2C1 serial clock	

4.7. I2S Interfaces

The module does not support I2S interface by default, but it can be multiplexed from GPIO interfaces. The module supports up to two I2S interfaces, one of which is a low-power I2S interface. Data signals of both interfaces can be configured as input or output, and the reference power domain of the interfaces is 1.8 V.

4.8. UART/SPI/I2C/I2S Multiplexing Relationship

UART/SPI/I2C/I2S multiplexing relationship is shown in the following tables.

Table 18: UART/SPI/I2C Multiplexing Relationship

Channel	Pin No.	Pin Name	GPIO No.	Multiplexing Function		
				UART	SPI	I2C
QUP0 SE0	58	SPI0_CS	GPIO_3	UART0_RX	SPI0_CS	
	59	SPI0_CLK	GPIO_2	UART0_TX	SPI0_CLK	
	60	SPI0_MOSI	GPIO_1	UART0_RTS	SPI0_MOSI	I2C0_SCL
	61	SPI0_MISO	GPIO_0	UART0_CTS	SPI0_MISO	I2C0_SDA
QUP0 SE2	7	GPIO_71	GPIO_71	UART2_TX	SPI2_CLK	
	8	GPIO_80	GPIO_80	UART2_RX	SPI2_CS	
	140	TP_I2C_SCL	GPIO_7	UART2_RTS	SPI2_MOSI	I2C2_SCL
	206	TP_I2C_SDA	GPIO_6	UART2_CTS	SPI2_MISO	I2C2_SDA
QUP0 SE5	198	UART5_RXD	GPIO_17	UART5_RX	SPI5_CS	
	199	UART5_TXD	GPIO_16	UART5_TX	SPI5_CLK	
	245	UART5_RTS	GPIO_15	UART5_RTS	SPI5_MOSI	I2C5_SCL
	246	UART5_CTS	GPIO_14	UART5_CTS	SPI5_MISO	I2C5_SDA

NOTE

1. QUP-SE is flexible and supports three types of interfaces: UART, SPI and I2C.
2. The same set of QUP-SE cannot support two protocols at the same time. For example, the same set of QUP cannot support UART and I2C at the same time. If a protocol only occupies part of the pins of this group of QUP, other pins can only be used for GPIO.

Table 19: I2S Multiplexing Relationship Table

Channel	Pin No.	Pin Name	GPIO No.	I2S Multiplexing Function
1	234	GPIO_108	GPIO_108	MI2S_MCLK1_A
2	231	GPIO_99	GPIO_99	LPI_MI2S0_WS
	232	GPIO_98	GPIO_98	LPI_MI2S0_CLK
	177	GPIO_101	GPIO_101	LPI_MI2S0_DATA1/MI2S_MCLK1_B
	178	GPIO_100	GPIO_100	LPI_MI2S0_DATA0
3	203	GPIO_103	GPIO_103	LPI_MI2S1_WS

250	GPIO_102	GPIO_102	LPI_MI2S1_CLK
249	GPIO_104	GPIO_104	LPI_MI2S1_DATA0
251	GPIO_105	GPIO_105	LPI_MI2S1_DATA1/MI2S_MCLK0_A

4.9. Analog Audio Interfaces

The module provides 3 analog input channels and 3 analog output channels. The following table shows the pin definition.

Table 20: Pin Definition of Analog Audio Interfaces

Pin Name	Pin No.	I/O	Description	Comment
MIC_BIAS	167	AO	Bias voltage output for microphone	
MIC1_P	44	AI	Microphone input for channel 1 (+)	Integrated with internal bias voltage.
MIC1_M	45	AI	Microphone input for channel 1 (-)	
MIC_GND	168		Microphone reference ground	If unused, connect this pin to ground.
MIC2_P	46	AI	Microphone input for headset (+)	Integrated with internal bias voltage.
MIC3_P	169	AI	Microphone input for channel 2 (+)	No internal bias voltage is integrated.
EAR_P	53	AO	Earpiece output (+)	
EAR_M	52	AO	Earpiece output (-)	
SPK_P	55	AO	Speaker output (+)	
SPK_M	54	AO	Speaker output (-)	
HPH_R	51	AO	Headphone right channel output	
HPH_L	49	AO	Headphone left channel output	
HPH_GND	50		Headphone reference ground	It should be connected to main ground.
HS_DET	48	AI	Headset hot-plug detect	Pulled up internally.

- The module offers 3 analog input channels, including 1 differential input pair and 2 single-ended channels.
- The output voltage range of MIC_BIAS is programmable between 1.0 V and 2.85 V, and the maximum output current is 3 mA.
- The earpiece interface uses differential output.
- The loudspeaker interface uses the differential output as well. The output channel is available with a Class K amplifier whose output power is 1.2 W when the load is 8 Ω .
- The headphone interface features stereo left and right channel output, and headset insert detection function is supported.

4.9.1. Reference Design for Microphone Interfaces

Figure 20: Reference Design for ECM Microphone Interface






Figure 21: Reference Design for MEMS Microphone Interface




4.9.2. Reference Design for Earpiece Interface

Figure 22: Reference Design for Earpiece Interface




4.9.3. Reference Design for Headset Interface

Figure 23: Reference Design for Headset Interface



4.9.4. Reference Design for Loudspeaker Interface

Figure 24: Reference Design for Loudspeaker Interface



4.9.5. Analog Audio Interfaces Design Considerations

It is recommended to use the electret microphone with dual built-in capacitors (e.g., 10 pF and 33 pF) to filter out RF interference, thus reducing TDD noise. Without this capacitor, TDD noise could be heard during the call. Note that the resonant frequency point of a capacitor largely depends on the material and production technique. Therefore, you would have to discuss with your capacitor vendors to choose the most suitable capacitor to filter out high-frequency noises.

The filter capacitors on the PCB should be placed near the audio device or audio interface as close as possible, and the trace should be as short as possible. They should be placed before reaching other connection points.

To decrease signal interferences, RF antennas should be placed away from audio interfaces and audio traces. Power traces and audio traces should not be parallel, and they should be far away from each other.

The differential audio traces must be routed according to the differential signal layout rule.

4.10. ADC Interfaces

The module provides 2 Analog-to-Digital Converter (ADC) interfaces which support up to 15-bit resolution, and the pin definition is shown below.

Table 21: Pin Definition of ADC Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ADC0	151	AI	General-purpose ADC interface	Maximum input voltage: 1.8 V
ADC1	153	AI		

4.11. SD Card Interface


The module supports SD 3.0 specifications. The pin definition of the SD card interface is shown below.

Table 22: Pin Definition of SD Card Interface

Pin Name	Pin No.	I/O	Description	Comment
SD_CLK	70	DO	SD card clock	
SD_CMD	69	DIO	SD card command	
SD_DATA0	68	DIO	SDIO data bit 0	50 Ω impedance.
SD_DATA1	67	DIO	SDIO data bit 1	
SD_DATA2	66	DIO	SDIO data bit 2	
SD_DATA3	65	DIO	SDIO data bit 3	
SD_DET	64	DI	SD card hot-plug detect	Active low.
SD_VDD	63	PO	SD card power supply	The maximum external capacitance must not exceed 18.8 μ F.
SD_PU_VDD	179	PO	1.8/2.95 V output power for SD card pull-up circuits	The maximum external capacitance must not exceed 2.2 μ F.

A reference design for SD card interface is shown below.

Figure 25: Reference Design for SD Card Interface



SD_VDD is a peripheral driver power supply for SD card. The maximum drive current is 800 mA. Because of the high drive current, it is recommended to keep the trace width as 0.5 mm at least. To ensure the stability of drive power, add a 4.7 μ F and a 33 pF capacitor in parallel near the SD card connector.

SD_CMD, SD_CLK, SD_DATA[0:3] are all high-speed signal traces. In PCB design, control the characteristic impedance of them as 50 Ω , and do not cross them with other traces. It is recommended to route these traces on the inner layer of PCB, and keep their lengths the same. Additionally, SD_CLK needs separate ground shielding.

Layout guidelines:

- Control impedance to 50 $\Omega \pm 10\%$, and add ground shielding.
- The total trace length of each signal (except for SD_DET) should be less than 150 mm for 50 MHz DDR/100 MHz SDR clock frequency modes.
- The trace length difference between SD_CLK and SD_CMD/SD_DATA[0:3] should not exceed 6 mm for 50 MHz DDR/100 MHz SDR clock frequency modes.
- spacing between signal traces should be 1.5 times the trace width.
- The load capacitance of SD_DATA[0:3], SD_CLK and SD_CMD traces should be less than 5 pF.

Table 23: SD Card Interface Trace Length Inside the Module (Unit: mm)

Signal	Pin No.	Length
SD_CLK	70	56.26
SD_CMD	69	56.36
SD_DATA0	68	56.34
SD_DATA1	67	56.43
SD_DATA2	66	57.04
SD_DATA3	65	57.25

4.12. LCM Interface

The module provides an LCM interface, which is MIPI DSI standard compliant. The interface supports high-speed differential data transmission and supports FHD + (1080 $\times$ 2520 @ 60 fps). The maximum rate can reach up to 1.5 Gbps/lane. The pin definition of the LCM interface is shown below.

Table 24: Pin Definition of LCM Interface


Pin Name	Pin No.	I/O	Description	Comment
LCD_BL_A	21	PO	Current output for LCD backlight	
LCD_BL_K1	22	AI	Current sink for LCD backlight	
LCD_BL_K2	23	AI	Current sink for LCD backlight	
LCD_BL_K3	24	AI	Current sink for LCD backlight	

LCD_BL_K4	25	AI	Current sink for LCD backlight
PWM	152	DO	PWM output
LCD_RST	127	DO	LCD reset
LCD_TE	126	DI	LCD tearing effect
DSI_CLK_P	115	AO	LCD MIPI clock (+)
DSI_CLK_N	116	AO	LCD MIPI clock (-)
DSI_LN0_P	117	AO	LCD MIPI lane 0 data (+)
DSI_LN0_N	118	AO	LCD MIPI lane 0 data (-)
DSI_LN1_P	119	AO	LCD MIPI lane 1 data (+)
DSI_LN1_N	120	AO	LCD MIPI lane 1 data (-)
DSI_LN2_P	121	AO	LCD MIPI lane 2 data (+)
DSI_LN2_N	122	AO	LCD MIPI lane 2 data (-)
DSI_LN3_P	123	AO	LCD MIPI lane 3 data (+)
DSI_LN3_N	124	AO	LCD MIPI lane 3 data (-)

100 Ω differential impedance.

The following figures show the reference design for LCM interface.

[*Figure 26: Reference Design for LCM Interface*](#)



MIPI are high-speed signal lines. It is recommended to add common-mode chokes in series near the LCM connector to reduce electromagnetic radiation interference.

It is recommended to read the LCM ID register through MIPI when compatible design with other displays is required. If different LCMs use the same model of IC, it is recommended that LCM factory burn an OTP register to distinguish different screens. You can also connect the LCD_ID pin of LCM to the ADC0 pin of the module, but the output voltage of LCD_ID should not exceed the voltage range of the ADC0 pin.

NOTE

The principles for designing LCM interface are similar to those for designing camera interface in **Chapter 4.13.1**.

4.13. Camera Interfaces

Based on MIPI CSI standard, the module supports 3 cameras (4-lane + 4-lane + 4-lane) or 4 cameras (4-lane + 4-lane + 2-lane + 1-lane), and supports up to 3 concurrently working cameras. The maximum pixel of the camera can reach up to 25 MP. The video and photo quality are determined by various factors such as the camera sensor and camera lens quality.

Table 25: Pin Definition of Camera Interfaces


Pin Name	Pin No.	I/O	Description	Comment
----------	---------	-----	-------------	---------

CSI0_CLK_P	77	AI	MIPI CSI0 clock (+)	
CSI0_CLK_N	78	AI	MIPI CSI0 clock (-)	
CSI0_LN0_P	79	AI	MIPI CSI0 lane 0 data (+)	
CSI0_LN0_N	80	AI	MIPI CSI0 lane 0 data (-)	
CSI0_LN1_P	81	AI	MIPI CSI0 lane 1 data (+)	100 Ω differential impedance. Used for front camera by default.
CSI0_LN1_N	82	AI	MIPI CSI0 lane 1 data (-)	
CSI0_LN2_P	83	AI	MIPI CSI0 lane 2 data (+)	
CSI0_LN2_N	84	AI	MIPI CSI0 lane 2 data (-)	
CSI0_LN3_P	85	AI	MIPI CSI0 lane 3 data (+)	
CSI0_LN3_N	86	AI	MIPI CSI0 lane 3 data (-)	
CSI1_CLK_P	88	AI	MIPI CSI1 clock (+)	
CSI1_CLK_N	89	AI	MIPI CSI1 clock (-)	
CSI1_LN0_P	90	AI	MIPI CSI1 lane 0 data (+)	
CSI1_LN0_N	91	AI	MIPI CSI1 lane 0 data (-)	
CSI1_LN1_P	92	AI	MIPI CSI1 lane 1 data (+)	100 Ω differential impedance. Used for rear camera by default.
CSI1_LN1_N	93	AI	MIPI CSI1 lane 1 data (-)	
CSI1_LN2_P	94	AI	MIPI CSI1 lane 2 data (+)	
CSI1_LN2_N	95	AI	MIPI CSI1 lane 2 data (-)	
CSI1_LN3_P	96	AI	MIPI CSI1 lane 3 data (+)	
CSI1_LN3_N	97	AI	MIPI CSI1 lane 3 data (-)	
CSI2_CLK_P	183	AI	MIPI CSI2 clock (+)	
CSI2_CLK_N	184	AI	MIPI CSI2 clock (-)	
CSI2_LN0_P	185	AI	MIPI CSI2 lane 0 data (+)	
CSI2_LN0_N	186	AI	MIPI CSI2 lane 0 data (-)	
CSI2_LN1_P	187	AI	MIPI CSI2 lane 1 data (+)	100 Ω differential impedance. Used for depth camera by default.
CSI2_LN1_N	188	AI	MIPI CSI2 lane 1 data (-)	
CSI2_LN2_P	189	AI	MIPI CSI2 lane 2 data (+)	
CSI2_LN2_N	190	AI	MIPI CSI2 lane 2 data (-)	
CSI2_LN3_P	191	AI	MIPI CSI2 lane 3 data (+)	
CSI2_LN3_N	192	AI	MIPI CSI2 lane 3 data (-)	

SCAM_MCLK	100	DO	Master clock of front camera	
SCAM_RST	72	DO	Reset of front camera	
SCAM_PWDN	71	DO	Power down of front camera	
MCAM_MCLK	99	DO	Master clock of rear camera	
MCAM_RST	74	DO	Reset of rear camera	
MCAM_PWDN	73	DO	Power down of rear camera	If unused, keep this pin unconnected.
DCAM_MCLK	194	DO	Master clock of depth camera	
DCAM_RST	180	DO	Reset of depth camera	
DCAM_PWDN	181	DO	Power down of depth camera	
CAM4_MCLK	236	DO	Master clock of fourth camera	
CAM_I2C_SCL	75	OD	I2C clock of front and rear cameras	Dedicated for camera interfaces.
CAM_I2C_SDA	76	OD	I2C data of front and rear cameras	
DCAM_I2C_SDA	197	OD	I2C data of depth camera	
DCAM_I2C_SCL	196	OD	I2C clock of depth camera	

The following is a reference design for triple-camera applications.

[*Figure 27: Reference Design of Triple-Camera Applications*](#)



4.13.1. MIPI Design Considerations

To ensure performance, the following principles should be complied with when designing LCM and camera interfaces:

- Special attention should be paid to the pin description of LCM and camera interfaces. Different video devices will have varied definitions for their corresponding connectors. Ensure that the devices and the connectors are correctly connected.
- MIPI are high-speed signal traces, supporting maximum data rate up to 2.5 Gbps. The differential impedance should be controlled to 100 Ω . Additionally, it is recommended to route the traces on the inner layer of PCB, and do not cross it with other traces. For the same group of DSI or CSI signals, keep all the MIPI traces be of the same length. To avoid crosstalk, a distance of 1.5 times the trace width among MIPI signal traces is recommended. During impedance matching, do not connect MPI signal traces to GND on different planes to ensure impedance consistency.

- It is recommended to select a TVS of low capacitance for ESD protection and the recommended parasitic capacitance should be lower than 1 pF.
- Route MIPI traces according to the following rules:
 - a) The total trace length should not exceed 150 mm;
 - b) Control the differential impedance to $100\ \Omega \pm 10\%$;
 - c) Control intra-lane length difference within 0.7 mm;
 - d) Control inter-lane length difference within 1.4 mm.

Table 26: MIPI Trace Length Inside the Module (Unit: mm)

Pin Name	Pin No.	Length	Length Difference (P – N)
DSI_CLK_P	115	69.82	-0.01
DSI_CLK_N	116	69.83	
DSI_LN0_P	117	69.61	-0.07
DSI_LN0_N	118	69.68	
DSI_LN1_P	119	70.29	0.3
DSI_LN1_N	120	69.99	
DSI_LN2_P	121	69.94	0.15
DSI_LN2_N	122	69.79	
DSI_LN3_P	123	69.73	0.03
DSI_LN3_N	124	69.70	
CSI0_CLK_P	77	48.46	-0.3
CSI0_CLK_N	78	48.76	
CSI0_LN0_P	79	49.08	0.02
CSI0_LN0_N	80	49.06	
CSI0_LN1_P	81	48.69	-0.28
CSI0_LN1_N	82	48.97	
CSI0_LN2_P	83	49.04	0.16
CSI0_LN2_N	84	48.88	
CSI0_LN3_P	85	49.04	0.05
CSI0_LN3_N	86	48.99	
CSI1_CLK_P	88	44.51	-0.02
CSI1_CLK_N	89	44.53	

CSI1_LN0_P	90	45.16	0.07
CSI1_LN0_N	91	45.09	
CSI1_LN1_P	92	44.89	0.12
CSI1_LN1_N	93	44.77	
CSI1_LN2_P	94	45.09	0.14
CSI1_LN2_N	95	44.95	
CSI1_LN3_P	96	45.05	0.09
CSI1_LN3_N	97	44.96	
CSI2_CLK_P	183	70.45	0.02
CSI2_CLK_N	184	70.43	
CSI2_LN0_P	185	62.86	0.03
CSI2_LN0_N	186	62.83	
CSI2_LN1_P	187	62.29	-0.01
CSI2_LN1_N	188	62.30	
CSI2_LN2_P	189	55.20	-0.01
CSI2_LN2_N	190	55.21	
CSI2_LN3_P	191	58.93	-0.02
CSI2_LN3_N	192	58.95	

Table 27: Mapping of CSI Data Rates and Trace Length (D-PHY)

Data Rate	Flex Cable Length (mm)	Cable Insertion Loss (dB)	Trace Length (mm)
500 Mbps/lane	76.2	-0.5	< 260
	152.4	-1	< 190
750 Mbps/lane	76.2	-0.7	< 210
	152.4	-1.15	< 155
1.0 Gbps/lane	76.2	-0.75	< 200
	152.4	-1.4	< 125
1.5 Gbps/lane	76.2	-0.9	< 145
	152.4	-1.8	< 60

2.1 Gbps/lane	76.2	-1.3	< 170
	152.4	-2.3	< 90
2.5 Gbps/lane	76.2	-2.1	< 210
	152.4	-3.5	< 150

Table 28: Mapping of DSI Data Rates and Trace Length (D-PHY)

Data Rate	Flex Cable Length (mm)	Cable Insertion Loss (dB)	Trace Length (mm)
500 Mbps/lane	76.2	-0.5	< 280
	152.4	-1.0	< 210
750 Mbps/lane	76.2	-0.7	< 210
	152.4	-1.15	< 150
1.0 Gbps/lane	76.2	-0.75	< 200
	152.4	-1.4	< 100
1.5 Gbps/lane	76.2	-0.9	< 135
	152.4	-1.8	< 40
2.1 Gbps/lane	76.2	-1.3	< 110
	152.4	-2.3	< 80
2.5 Gbps/lane	76.2	-2.1	< 70
	152.4	-3.5	< 0

4.14. Touch Panel Interface


The module provides one I2C interface for connection with Touch Panel (TP), and provides the corresponding power supply and interrupt pins. The pin definition of touch panel interface is illustrated below.

Table 29: Pin Definition of Touch Panel Interface

Pin Name	Pin No.	I/O	Description	Comment
TP_RST	138	DO	TP reset	
TP_INT	139	DI	TP interrupt	
TP_I2C_SCL	140	OD	TP I2C clock	TP I2C requires external pull-up circuit. Can only be used for TP interface.
TP_I2C_SDA	206	OD	TP I2C data	

A reference design for TP interface is shown below.

Figure 28: Reference Design for Touch Panel Interface



4.15. Sensor Interfaces

The module supports communication with sensors via I2C interface, and it supports various sensors such as acceleration sensor, gyroscopic sensor, compass, ambient light/proximity sensor, and temperature sensor.

Table 30: Pin Definition of Sensor Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ACCEL_INT	252	DI	Acceleration sensor interrupt	
ALPS_INT	253	DI	Ambient light/proximity sensor interrupt	
MAG_INT	254	DI	Geomagnetic sensor interrupt	
GYRO_INT	255	DI	Gyroscopic sensor interrupt	
SENSOR_I2C_SCL	131	OD	I2C clock for external sensor	External pull-up is required for external sensors. SENSOR_I2C interface only supports sensors of the ADSP architecture. Cannot be used for touch panel, NFC, I2C keyboard, etc.
SENSOR_I2C_SDA	132	OD	I2C data for external sensor	

4.16. Flash & Torch Interfaces


The module supports 2 flash LED drivers, with maximum output current up to 1.5 A per channel. The default output current is 1000 mA in flash mode and 300 mA in torch mode.

Table 31: Pin Definition of Flash & Torch Interfaces

Pin Name	Pin No.	I/O	Description	Comment
FLASH1_LED	26	AO	Flash/torch driver output	Support flash and torch modes.
FLASH2_LED	162	AO	Flash/torch driver output	

A reference design is shown below.

Figure 26: Reference Design for Flash & Torch Interfaces



4.17. Keypad Interfaces

The module supports three keypads: PWRKEY to turn on/off the module and VOL_UP and VOL_DOWN to adjust the volume.

Table 32: Pin Definition of Keypad Interfaces

Pin Name	Pin No.	I/O	Description	Comment
PWRKEY	39	DI	Turn on/off the module	Pulled up to 1.8 V internally. Active low.
VOL_UP	146	DI	Volume up	If unused, keep these pins unconnected.
VOL_DOWN	147	DI	Volume down	

4.18. Vibration Motor Driver Interface


The module supports eccentric rotating machines (ERM). The pin definition of vibration motor driver interface is listed below.

Table 33: Pin Definition of Vibration Motor Driver Interface

Pin Name	Pin No.	I/O	Description
VIB_DRV_P	161	PO	Vibration motor driver output control

The vibration motor is driven by an exclusive circuit, and the reference design is shown below.

Figure 29: Reference Design for Vibration Motor Connection




4.19. RGB Interfaces

The module provides 3 RGB interfaces with maximum output current up to 12 mA.

Table 34: Pin Definition of RGB Interfaces

Pin Name	Pin No.	I/O	Description
RGB_R	214	AO	Current output for red LED
RGB_G	218	AO	Current output for green LED
RGB_B	222	AO	Current output for blue LED

Figure 30: Reference Design for RGB Interfaces



4.20. GPIO Interfaces

The module has abundant GPIO interfaces with power domain of 1.8 V. The pin definition is listed below.

Table 35: Pin Definition of GPIO Interfaces

Pin Name	Pin No.	I/O	Description
GPIO_65	247	DIO	General-purpose input/output
GPIO_66	248	DIO	
GPIO_67	136	DIO	

GPIO_68	137	DIO
GPIO_71	7	DIO
GPIO_80	8	DIO
GPIO_83	200	DIO
GPIO_84	201	DIO
GPIO_86	237	DIO
GPIO_96	113	DIO
GPIO_97	114	DIO
GPIO_98	232	DIO
GPIO_99	231	DIO
GPIO_100	178	DIO
GPIO_101	177	DIO
GPIO_102	250	DIO
GPIO_103	203	DIO
GPIO_104	249	DIO
GPIO_105	251	DIO
GPIO_107	238	DIO
GPIO_108	234	DIO
GPIO_111	230	DIO
GPIO_112	229	DIO

NOTE

For more details about GPIO configuration, see **document 2**.

5 RF Specifications

Appropriate antenna type and design should be used with matched antenna parameters according to specific application. It is required to perform a comprehensive functional test for the RF design before mass production of terminal products. The entire content of this chapter is provided for illustration only. Analysis, evaluation and determination are still necessary when designing target products.

5.1. Cellular Network

5.1.1. Antenna Interfaces & Frequency Bands

The pin definition is shown below:

Table 36: Pin Definition of Cellular Network Interfaces

Pin Name	Pin No.	I/O	Description	Comment
ANT_MAIN	19	AIO	Main antenna interface	50 Ω impedance.
ANT_DRX	149	AI	Diversity antenna interface	

NOTE

Only passive antennas are supported.

Table 37: Operating Frequency

Operating Frequency	Transmit (MHz)	Receive (MHz)
LTE-FDD B2	1850–1910	1930–1990
LTE-FDD B4	1710–1755	2110–2155
LTE-FDD B5	824–849	869–894
LTE-FDD B7	2500–2570	2620–2690
LTE-FDD B12	699–716	729–746
LTE-FDD B13	777–787	746–756
LTE-FDD B14	788–798	758–768
LTE-FDD B17	704–716	734–746
LTE-FDD B25	1850–1915	1930–1995
LTE-FDD B26	814–849	859–894

LTE-FDD B66	1710–1780	2110–2180
LTE-FDD B71	663–698	617–652
LTE-TDD B41	2496–2690	2496–2690

5.1.2. Tx Power

The following table shows the RF output power of the module.

Table 38: Tx Power

Frequency Band	Max. Tx Power	Min. Tx Power
LTE	23 dBm $\pm$ 2 dB	< -39 dBm

5.1.3. Rx Sensitivity

The following table shows conducted RF receiver sensitivity of the module.


Table 39: Conducted RF Rx Sensitivity

Frequency Band	Receiver Sensitivity (Typ.)			3GPP (SIMO)
	Primary	Diversity	SIMO	
LTE-FDD B2 (10 MHz)	TBD	TBD	TBD	-94.3
LTE-FDD B4 (10 MHz)	TBD	TBD	TBD	-96.3
LTE-FDD B5 (10 MHz)	TBD	TBD	TBD	-94.3
LTE-FDD B7 (10 MHz)	TBD	TBD	TBD	-94.3
LTE-FDD B12 (10 MHz)	TBD	TBD	TBD	-93.3
LTE-FDD B13 (10 MHz)	TBD	TBD	TBD	-93.3
LTE-FDD B14 (10 MHz)	TBD	TBD	TBD	-93.3
LTE-FDD B17 (10 MHz)	TBD	TBD	TBD	-93.3
LTE-FDD B25 (10 MHz)	TBD	TBD	TBD	-92.8
LTE-FDD B26 (10 MHz)	TBD	TBD	TBD	-93.8
LTE-FDD B66 (10 MHz)	TBD	TBD	TBD	-95.8
LTE-FDD B71 (10 MHz)	TBD	TBD	TBD	-93.5
LTE-TDD B41 (10 MHz)	TBD	TBD	TBD	-94.3

5.1.4. Reference Design

The module provides main and diversity RF antenna interfaces for antenna connection.

Figure 31: Reference Design for Main and Diversity Antenna Interfaces



NOTE

1. To improve receiver sensitivity, ensure that the clearance among antennas is appropriate.
2. Use a dual L-type circuit for all the antenna interfaces for better cellular performance and easy debugging.
3. Capacitors(C1/C2/C3/C4) are not mounted by default.
4. Place the dual L-type matching components (C5 & C1 & R1 & C2, C6 & C3 & R2 & C4) to antennas as close as possible.
5. Notes on C5 and C6:
 - 1) If there is DC power at the antenna ports, place capacitors on C5 and C6 to prevent short circuit to ground. The capacitance value is recommended to be 100 pF, which can be adjusted according to the debugging results.
 - 2) If there is no DC power in the peripheral design:
 - a) Do not reserve C5 and C6.
 - b) If C5 and C6 have already been reserved, they should be mounted with components, and it is recommended to use 0 Ω resistors. You can also match the components according to the debugging results.

5.2. GNSS (Optional)

The module integrates the IZat™ GNSS engine (Gen 8C) which supports multiple positioning and navigation systems including GPS, GLONASS, BDS, Galileo, SBAS and QZSS. With an embedded LNA, the module provides greatly improved positioning accuracy.

5.2.1. Antenna Interface & Frequency Bands

The following tables show the pin definition and frequency of GNSS antenna interface.

Table 40: Pin Definition of GNSS Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
ANT_GNSS	134	AI	GNSS antenna interface	50 Ω impedance.

Table 41: GNSS Frequency

GNSS Constellation Type	Frequency	Unit
GPS	1575.42 $\pm$ 1.023 (L1)	MHz
GLONASS	1601.7 $\pm$ 4.2	
Galileo	1575.42 $\pm$ 2.046	
BDS	1561.098 $\pm$ 2.046	
QZSS	1575.42 $\pm$ 1.023 (L1)	
SBAS	1575.42 $\pm$ 1.023 (L1)	

5.2.2. GNSS Performance

Table 42: GNSS Performance

Parameter	Description	Conditions	Typ.	Unit
Sensitivity	Acquisition	Autonomous	TBD	dBm
	Reacquisition	Autonomous	TBD	
	Tracking	Autonomous	TBD	
TTFF	Cold start @ open sky	Autonomous	TBD	s
		AGNSS start	TBD	
	Warm start @ open sky	Autonomous	TBD	
		AGNSS start	TBD	
	Hot start @ open sky	Autonomous	TBD	
		AGNSS start	TBD	
Accuracy	CEP-50	Autonomous @ open sky	TBD	m

NOTE


1. Tracking sensitivity: the minimum GNSS signal power at which the module can maintain lock (keep positioning for at least 3 minutes continuously).
2. Reacquisition sensitivity: the minimum GNSS signal power required for the module to maintain lock within 3 minutes after loss of lock.
3. Acquisition sensitivity: the minimum GNSS signal power at which the module can fix position successfully within 3 minutes after executing cold start command.

5.2.3. Reference Design

5.2.3.1. Reference Design of Passive Antenna

GNSS antenna interface supports passive ceramic antennas and other types of passive antennas. A reference design is given below.

Figure 32: Reference Design for Passive Antenna




NOTE

1. It is not recommended to add an external LNA when using a passive antenna.
2. Notes on C1:
 - 1) If there is DC power at the antenna port, place capacitor on C1 to prevent short circuit to ground. The capacitance value is recommended to be 100 pF, which can be adjusted according to the debugging results.
 - 2) If there is no DC power in the peripheral design:
 - a) Do not reserve C1.
 - b) If C1 has already been reserved, they should be mounted with component, and it is recommended to use 0 Ω resistor. You can also match the component according to the debugging results.

5.2.3.2. Reference Design of Active Antenna

In any case, it is recommended to use a passive antenna. If an active antenna is indeed needed in your application, it is recommended to reserve a π -type attenuation circuit and use a high-performance LDO in the power system design. The active antenna is powered by a 56 nH inductor through the antenna's signal path. The common power supply voltage ranges from 3.3 V to 5.0 V. Although featuring low power consumption, the active antenna still requires stable and clean power supplies. It is recommended to use high-performance LDO as the power supply. A reference design for the active GNSS antenna is shown below.

Figure 33: Reference Design for Active Antenna



NOTE

It is recommended to use a passive GNSS antenna when LTE B13 or B14 is supported, as the use of active antenna may generate harmonics which will affect the GNSS performance.

5.2.3.3. GNSS RF Design Guidelines

Improper design of antenna and layout may cause reduced GNSS receiving sensitivity, longer GNSS positioning time, or reduced positioning accuracy. In order to avoid this, follow the reference design rules as below:

- Maximize the distance between the GNSS part and the other RF part (including trace routing and antenna layout) to avoid mutual interference.
- In user systems, GNSS RF signal traces and RF components should be placed far away from high-speed circuits, switch-mode power supplies, power inductors, the clock circuit of single-chip microcomputers, etc.
- For applications with a harsh electromagnetic environment or with high requirement on ESD protection, it is recommended to add ESD protection components for the antenna interface. Only components with ultra-low junction capacitance such as 0.5 pF can be selected. Otherwise, there will be effects on the impedance characteristic of the RF circuit loop or attenuation of the bypass RF signal may be caused.
- Keep the impedance of either feeder line or PCB trace as 50 Ω, and keep the trace length as short as possible.

5.3. Wi-Fi/Bluetooth

The module provides a shared antenna interface ANT_WIFI/BT for Wi-Fi and Bluetooth functions. The interface impedance is 50 Ω. You can connect external antennas such as PCB antenna, sucker antenna and ceramic antenna to the module via these interfaces to achieve Wi-Fi and Bluetooth functions.

The following tables show the pin definition and frequency specification of the Wi-Fi/Bluetooth antenna interface.

Table 43: Pin Definition of Wi-Fi/Bluetooth Antenna Interface

Pin Name	Pin No.	I/O	Description	Comment
----------	---------	-----	-------------	---------

ANT_WIFI/BT	129	AIO	Wi-Fi/Bluetooth antenna interface	50 Ω impedance.
-------------	-----	-----	-----------------------------------	------------------------

Table 44: Wi-Fi/Bluetooth Frequency

Type	Frequency	Unit
Wi-Fi 802.11a/b/g/n/ac	2400–2483.5MHz 5150–5850 MHz	MHz
Bluetooth 5.0/5.1	2402–2480	MHz

5.3.1. Wi-Fi

The module supports 2.4 GHz and 5 GHz dual-band WLAN wireless communication based on IEEE 802.11a/b/g/n/ac standard protocols. The maximum data rate is up to 433 Mbps. The features are as below:

- Wake-on-WLAN (WoWLAN)
- AP and STA modes
- Wi-Fi Direct
- MCS 0–7 for HT20 and HT40
- MCS 0–8 for VHT20
- MCS 0–9 for VHT40 and VHT80

The following tables list the Wi-Fi transmitting and receiving performance of the module.

Table 45: Wi-Fi Transmitting Performance

Band	Standard	Data Rates	Output Power
2.4 GHz	802.11b	1 Mbps	16 dBm $\pm$ 2.5 dB
	802.11b	11 Mbps	16 dBm $\pm$ 2.5 dB
	802.11g	6 Mbps	16 dBm $\pm$ 2.5 dB
	802.11g	54 Mbps	14 dBm $\pm$ 2.5 dB
	802.11n HT20	MCS 0	15 dBm $\pm$ 2.5 dB
	802.11n HT20	MCS 7	13 dBm $\pm$ 2.5 dB
	802.11n HT40	MCS 0	14 dBm $\pm$ 2.5 dB
	802.11n HT40	MCS 7	13 dBm $\pm$ 2.5 dB
5 GHz	802.11a	6 Mbps	15 dBm $\pm$ 2.5 dB
	802.11a	54 Mbps	13 dBm $\pm$ 2.5 dB
	802.11n HT20	MCS 0	15 dBm $\pm$ 2.5 dB
	802.11n HT20	MCS 7	13 dBm $\pm$ 2.5 dB

802.11n HT40	MCS 0	15 dBm $\pm$ 2.5 dB
802.11n HT40	MCS 7	13 dBm $\pm$ 2.5 dB
802.11ac VHT20	MCS 0	15 dBm $\pm$ 2.5 dB
802.11ac VHT20	MCS 8	13 dBm $\pm$ 2.5 dB
802.11ac VHT40	MCS 0	14 dBm $\pm$ 2.5 dB
802.11ac VHT40	MCS 9	12 dBm $\pm$ 2.5 dB
802.11ac VHT80	MCS 0	14 dBm $\pm$ 2.5 dB
802.11ac VHT80	MCS 9	12 dBm $\pm$ 2.5 dB

Table 46: Wi-Fi Receiver Performance

Band	Standard	Data Rates	Sensitivity (dBm)
2.4 GHz	802.11b	1 Mbps	TBD
	802.11b	11 Mbps	TBD
	802.11g	6 Mbps	TBD
	802.11g	54 Mbps	TBD
	802.11n HT20	MCS 0	TBD
	802.11n HT20	MCS 7	TBD
	802.11n HT40	MCS 0	TBD
	802.11n HT40	MCS 7	TBD
5 GHz	802.11a	6 Mbps	TBD
	802.11a	54 Mbps	TBD
	802.11n HT20	MCS 0	TBD
	802.11n HT20	MCS 7	TBD
	802.11n HT40	MCS 0	TBD
	802.11n HT40	MCS 7	TBD
	802.11ac VHT20	MCS 0	TBD
	802.11ac VHT20	MCS 8	TBD
	802.11ac VHT40	MCS 0	TBD

802.11ac VHT40	MCS 9	TBD
802.11ac VHT80	MCS 0	TBD
802.11ac VHT80	MCS 9	TBD

NOTE

The module conforms to the IEEE 802.11a/b/g/n/ac specifications.

5.3.2. Bluetooth

The module supports Bluetooth 5.1 (BR/EDR+BLE) specification as well as GFSK, 8-DPSK, $\pi/4$ -DQPSK modulation modes.

- Maximally support up to 7 wireless connections.
- Maximally support up to 3.5 Piconets simultaneously.
- Support one SCO (Synchronous Connection Oriented) or eSCO connection.

The BR/EDR channel bandwidth is 1 MHz, and can accommodate 79 channels. The BLE channel bandwidth is 2 MHz, and can accommodate 40 channels.

Table 47: Bluetooth Data Rates and Versions

Version	Data rate	Maximum Application Throughput
1.2	1 Mbit/s	> 80 Kbit/s
2.0 + EDR	3 Mbit/s	> 80 Kbit/s
3.0 + HS	24 Mbit/s	Refer to 3.0 + HS
4.0	24 Mbit/s	Refer to 4.0 LE
5.0	48 Mbit/s	Refer to 5.0 LE
5.1	TBD	TBD

Reference specifications are listed below:

- *Bluetooth Radio Frequency TSS and TP Specification 1.2/2.0/2.0 + EDR/2.1/2.1+ EDR/3.0/3.0 + HS, August 6, 2009*
- *Bluetooth Low Energy RF PHY Test Specification, RF-PHY.TS/4.0.0, December 15, 2009*
- *Bluetooth 5.0 RF-PHY Cover Standard: RF-PHY.TS.5.0.0, December 06, 2016*

The following table lists the Bluetooth transmitting and receiving performance of the module.

Table 48: Bluetooth Tx and Rx Performance (Unit: dBm)


Transmitting Performance

Packet Types	DH5	2-DH5	3-DH5
Transmitting Power	8 $\pm$ 2.5	6 $\pm$ 2.5	6 $\pm$ 2.5
Receiving Performance			
Packet Types	DH5	2-DH5	3-DH5
Receiving Sensitivity	TBD	TBD	TBD

5.3.3. Reference Design

A reference design for Wi-Fi/Bluetooth antenna interface is shown as below. C1 and C2 are not mounted and a 0 Ω resistor (R1) is mounted by default.

Figure 34: Reference Design for Wi-Fi/Bluetooth Antenna



NOTE

Notes on C3:

- 1) If there is DC power at the antenna port, place capacitor on C3 to prevent short circuit to ground. The capacitance value is recommended to be 100 pF, which can be adjusted according to the debugging results.
- 2) If there is no DC power in the peripheral design:
 - a) Do not reserve C3.
 - b) If C3 has already been reserved, they should be mounted with component, and it is recommended to use 0 Ω resistor. You can also match the component according to the debugging results.

5.4. RF Routing Guidelines

When designing PCB, characteristic impedance of all RF traces should be controlled to 50 Ω . Generally, the impedance of RF traces is determined by materials' dielectric constant, trace width (W), spacing between RF traces and grounds (S) and height from the reference ground to the signal layer (H). Microstrip or coplanar waveguide is typically used in RF layout to control characteristic impedance. The following are reference designs of microstrip or coplanar waveguide with different PCB structures when characteristic impedance of RF traces is controlled to 50 Ω .

Figure 35: Microstrip Design on a 2-layer PCB




Figure 36: Coplanar Waveguide Design on a 2-layer PCB




Figure 37: Coplanar Waveguide Design on a 4-layer PCB (Layer 3 as Reference Ground)





Figure 38: Coplanar Waveguide Design on a 4-layer PCB (Layer 4 as Reference Ground)



To ensure better RF performance and reliability, the following conditions should be complied with in RF layout design:

- Use an impedance simulation tool to accurately control the characteristic impedance of RF traces to $50\ \Omega$.
- GND pins adjacent to RF pins should not be designed as thermal relief pads, and should be fully connected to ground.
- Clearance between RF pins and RF connector should be as short as possible, and all right-angle

- (90°) traces should be changed to the ones with the angle of 135°.
- There should be clearance under the signal pin of the antenna connector or solder joint.
- The reference ground of RF traces should be complete. Meanwhile, ground vias around RF traces and the reference ground can improve RF performance. The clearance between ground vias and RF traces should be at least twice the width of RF signal traces ($2 \times W$).
- Keep RF traces away from interference sources (such as DC-DC, (U)SIM/USB/SDIO high frequency digital signals, display signals, and clock signals), and avoid intersection and paralleling between any traces on adjacent layers.

For more details about RF layout, see **document 3**.

5.5. Antenna Design Requirements


Table 49: Antenna Design Requirements

Antenna Type	Requirements
GNSS (Optional)	Frequency range :1559–1609 MHz Polarization: RHCP or linear VSWR: ≤ 2 (Typ.) For passive antenna usage: Passive antenna gain: > 0 dBi For active antenna usage: Active antenna noise figure: < 1.5 dB (Typ.) Active antenna embedded LNA gain: < 17 dB (Typ.)
Cellular	VSWR: ≤ 2 Efficiency: $> 30\%$ Gain: 1 dBi Max input power: 50 W Input impedance: $50\ \Omega$ Polarization: Vertical Cable insertion loss: < 1 dB: LB (< 1 GHz) < 1.5 dB: MB (1–2.3 GHz) < 2 dB: HB (> 2.3 GHz)
Wi-Fi/Bluetooth	VSWR: ≤ 2 Gain: 1 dBi Max Input Power: 50 W Input Impedance: $50\ \Omega$ Polarization Type: Vertical Cable Insertion Loss: < 1 dB

5.6. RF Connector Recommendation

If you use an RF connector for antenna connection, it is recommended to use the U.FL-R-SMT connector provided by Hirose.

Figure 39: Dimensions of the Receptacle (Unit: mm)




U.FL-LP series connectors listed in the following figure can be used to match the U.FL-R-SMT.

Figure 40: Specifications of Mated Plugs (Unit: mm)

Part No.	U.FL-LP-040	U.FL-LP-066	U.FL-LP(V)-040	U.FL-LP-062	U.FL-LP-088
Mated Height	2.5mm Max. (2.4mm Nom.)	2.5mm Max. (2.4mm Nom.)	2.0mm Max. (1.9mm Nom.)	2.4mm Max. (2.3mm Nom.)	2.4mm Max. (2.3mm Nom.)
Applicable cable	Dia. 0.81mm Coaxial cable	Dia. 1.13mm and Dia. 1.32mm Coaxial cable	Dia. 0.81mm Coaxial cable	Dia. 1mm Coaxial cable	Dia. 1.37mm Coaxial cable
Weight (mg)	53.7	59.1	34.8	45.5	71.7
RoHS	YES				

The following figure describes the space factor of mated connectors.

Figure 41: Space Factor of Mated Connectors (Unit: mm)



Please visit <http://www.hirose.com> for more information.

6 Electrical Characteristics and Reliability

6.1. Absolute Maximum Ratings

Absolute maximum ratings for power supply and voltage on digital and analog pins of the module are listed in the following table.

Table 50: Absolute Maximum Ratings

Parameter	Min.	Max.	Unit
VBAT	-0.3	4.75	V
USB_VBUS	-0.3	16	V
Peak current of VBAT	-	3	A
Voltage on digital pins	-0.3	2.09	V

6.2. Power Supply Ratings

Table 51: Module Power Supply Ratings

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
VBAT	VBAT	The actual input voltages must be kept between the minimum and maximum values.	3.55	3.8	4.4	V
	Voltage drop during transmitting burst	At maximum power control level	0	0	400	mV
I _{VBAT}	Peak supply current	At maximum power control level	-	1.8	3.0	A
USB_VBUS	USB connection detection	-	4	-	10	V

6.3. Power consumption

Table 52: Power Consumption

Description	Condition	Typ.	Unit
OFF state	Power off	TBD	μA
Sleep state	Screen out	TBD	mA
LTE-FDD supply current Sleep state (USB disconnected)	LTE-FDD PF = 32	TBD	mA

	LTE-FDD PF = 64	TBD	mA
	LTE-FDD PF = 128	TBD	mA
	LTE-FDD PF = 256	TBD	mA
LTE-TDD supply current Sleep state (USB disconnected)	LTE-TDD PF = 32	TBD	mA
	LTE-TDD PF = 64	TBD	mA
	LTE-TDD PF = 128	TBD	mA
	LTE-TDD PF = 256	TBD	mA
LTE data transmission	LTE-FDD B2 @ max. power	TBD	mA
	LTE-FDD B4 @ max. power	TBD	mA
	LTE-FDD B5 @ max. power	TBD	mA
	LTE-FDD B7 @ max. power	TBD	mA
	LTE-FDD B12 @ max. power	TBD	mA
	LTE-FDD B13 @ max. power	TBD	mA
	LTE-FDD B14 @ max. power	TBD	mA
	LTE-FDD B17 @ max. power	TBD	mA
	LTE-FDD B25 @ max. power	TBD	mA
	LTE-FDD B26 @ max. power	TBD	mA
	LTE-FDD B66 @ max. power	TBD	mA
	LTE-FDD B71 @ max. power	TBD	mA
	LTE-TDD B41 @ max. power	TBD	mA

NOTE

The power consumption data above is for reference only, which may vary among different modules. For detailed information, contact NetPrisma Technical Support for the power consumption test report of the specific module.

6.4. Digital I/O Characteristics

Table 53: 2.95 V Digital I/O Characteristics – (U)SIM

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	2.7	3.1	V

V_{IH}	High-level input voltage	2.06	3.25	V
V_{IL}	Low-level input voltage	-0.3	0.59	V
V_{OH}	High-level output voltage	2.36	-	V
V_{OL}	Low-level output voltage	-	0.4	V

Table 54: 1.8 V Digital I/O Characteristics - (U)SIM

Parameter	Description	Min.	Max.	Unit
USIM_VDD	Power supply	1.7	1.9	V
V_{IH}	High-level input voltage	1.26	2.1	V
V_{IL}	Low-level input voltage	-0.3	0.36	V
V_{OH}	High-level output voltage	1.44	-	V
V_{OL}	Low-level output voltage	-	0.4	V

Table 55: 2.95 V Digital I/O Characteristics – SD Card

Parameter	Description	Min.	Max.	Unit
SD_VDD	Power supply	2.7	3.1	V
V_{IH}	High-level input voltage	1.84	3.25	V
V_{IL}	Low-level input voltage	-0.3	0.74	V
V_{OH}	High-level output voltage	2.21	-	V
V_{OL}	Low-level output voltage	-	0.37	V

Table 56: 1.8 V Digital I/O Characteristics – SD Card

Parameter	Description	Min.	Max.	Unit
SD_VDD	Power supply	1.7	1.9	V
V_{IH}	High-level input voltage	1.27	2	V
V_{IL}	Low-level input voltage	-0.3	0.58	V
V_{OH}	High-level output voltage	1.4	-	V
V_{OL}	Low-level output voltage	-	0.45	V

Table 57: 1.8 V I/O Characteristics - Others

Parameter	Description	Min.	Max.	Unit
V _{IH}	High-level input voltage	1.17	2.09	V
V _{IL}	Low-level input voltage	-0.3	0.63	V
V _{OH}	High-level output voltage	1.35	-	V
V _{OL}	Low-level output voltage	-	0.45	V

6.5. ESD Protection

Static electricity occurs naturally and it may damage the module. Therefore, applying proper ESD countermeasures and handling methods is imperative. For example, wear anti-static gloves during the development, production, assembly and testing of the module; add ESD protection components to the ESD sensitive interfaces and points in the product design.

Table 58: Electrostatic Discharge Characteristics (Temperature: 25–30 °C, Humidity: 40 ±5 %)

Tested Interfaces	Contact Discharge	Air Discharge	Unit
VBAT, GND	±5	±10	kV
All Antenna Interfaces	±5	±10	kV
Other Interfaces	±0.5	±0.1	kV

6.6. Operating and Storage Temperatures

Table 59: Operating and Storage Temperatures

Parameter	Min.	Typ.	Max.	Unit
Operating Temperature Range ³	-35	+25	+75	°C
Storage temperature range	-40	-	+90	°C

³ Within the operating temperature range, the module meets 3GPP specifications.

7 Mechanical Information

This chapter describes the mechanical dimensions of the module. All dimensions are measured in millimeter (mm), and the dimensional tolerances are ± 0.2 mm unless otherwise specified.

7.1. Mechanical Dimensions

Figure 42: Module Top and Side Dimensions (Unit: mm)





Figure 43: Module Bottom Dimensions (Unit: mm)




NOTE

1. Copper leakage is prohibited at the triangle mark at the bottom of the module.
2. The module's coplanarity standard: ≤ 0.13 mm.

7.2. Recommended Footprint

Figure 44: Recommended Footprint (Unit: mm)




NOTE

1. Keep at least 3 mm between the module and other components on the motherboard to improve soldering quality and maintenance convenience.
2. To keep the reliability of the mounting and soldering, keep the motherboard thickness as at least 1.2 mm.

7.3. Top and Bottom Views

Figure 45: Top and Bottom Views



NOTE

Images above are for illustration purpose only and may differ from the actual module. For authentic appearance and label, please refer to the module received from NetPrisma.

8 Storage, Manufacturing & Packaging

8.1. Storage Conditions

The module is provided with vacuum-sealed packaging. MSL of the module is rated as 3. The storage requirements are shown below.

1. Recommended Storage Condition: the temperature should be 23 ± 5 °C and the relative humidity should be 35–60 %.
2. Shelf life (in a vacuum-sealed packaging): 12 months in Recommended Storage Condition.
3. Floor life: 168 hours ⁴ in a factory where the temperature is 23 ± 5 °C and relative humidity is below 60 %. After the vacuum-sealed packaging is removed, the module must be processed in reflow soldering or other high-temperature operations within 168 hours. Otherwise, the module should be stored in an environment where the relative humidity is less than 10 % (e.g., a dry cabinet).
4. The module should be pre-baked to avoid blistering, cracks and inner-layer separation in PCB under the following circumstances:
 - The module is not stored in Recommended Storage Condition;
 - Violation of the third requirement mentioned above;
 - Vacuum-sealed packaging is broken, or the packaging has been removed for over 24 hours;
 - Before module repairing.
5. If needed, the pre-baking should follow the requirements below:
 - The module should be baked for 24 hours at 120 ± 5 °C;
 - The module must be soldered to PCB within 24 hours after the baking, otherwise it should be put in a dry environment such as in a dry cabinet.

NOTE

-
1. To avoid blistering, layer separation and other soldering issues, extended exposure of the module to the air is forbidden.
 2. Take out the module from the package and put it on high-temperature-resistant fixtures before baking. If shorter baking time is desired, see *IPC/JEDEC J-STD-033* for the baking procedure.
 3. Pay attention to ESD protection, such as wearing anti-static gloves, when touching the modules.
-

8.2. Manufacturing and Soldering

Push the squeegee to apply the solder paste on the surface of stencil, thus making the paste fill the stencil openings and then penetrate to the PCB. Apply proper force on the squeegee to produce a clean stencil surface on a single pass. To guarantee module soldering quality, the thickness of stencil for the module is recommended to be 0.18–0.20 mm. For more details, see **document 4**.

The recommended peak reflow temperature should be 235–246 °C, with 246 °C as the absolute maximum reflow temperature. To avoid damage to the module caused by repeated heating, it is strongly recommended that the module should be mounted only after reflow soldering for the other side of PCB

⁴ This floor life is only applicable when the environment conforms to IPC/JEDEC J-STD-033. It is recommended to start the solder reflow process within 24 hours after the package is removed if the temperature and moisture do not conform to, or are not sure to conform to IPC/JEDEC J-STD-033. And do not unpack the modules in large quantities until they are ready for soldering.

has been completed. The recommended reflow soldering thermal profile (lead-free reflow soldering) and related parameters are shown below.

Figure 46: Recommended Reflow Soldering Thermal Profile




Table 60: Recommended Thermal Profile Parameters

Factor	Recommended Value
Soak Zone	
Ramp-to-soak slope	0-2 °C/s
Soak time (between A and B: 150 °C and 200 °C)	70-120 s
Reflow Zone	
217-235 °C ramp-up slope	0-1 °C/s
Reflow time (D: over 217°C)	40-65 s
Max. temperature	235-246 °C
235-217 °C cool-down slope	-1-0 °C/s
Reflow Cycle	
Max. reflow cycle	1

NOTE

1. The above profile parameter requirements are for the measured temperature of the solder joints. Both the hottest and coldest spots of solder joints on the PCB should meet the above requirements.
2. Due to the large-size form factor, an excessive temperature change may cause excessive thermal

deformation of the metal shielding frame and cover. Thus, it is recommended to reduce the ramp-up and cool-down slopes in the liquid phase of the solder paste to avoid excessive temperature change. If possible, choose a reflow oven with more than 10 temperature zones during production so that there are more temperature zones to set up to meet the optimal temperature curve.

3. If a conformal coating is necessary for the module, do NOT use any coating material that may chemically react with the PCB or shielding cover, and prevent the coating material from flowing into the module.
4. Avoid using ultrasonic technology for module cleaning since it can damage crystals inside the module.
5. Avoid using materials that contain mercury (Hg), such as adhesives, for module processing, even if the materials are RoHS compliant and their mercury content is below 1000 ppm (0.1 %).
6. Corrosive gases may corrode the electronic components inside the module, affecting their reliability and performance, and potentially leading to a shortened service life that fails to meet the designed lifespan. Therefore, do not store or use unprotected modules in environments containing corrosive gases such as hydrogen sulfide, sulfur dioxide, chlorine, and ammonia.
7. Due to the complexity of the SMT process, please contact NetPrisma Technical Support in advance for any situation that you are not sure about, or any process (e.g., selective soldering, ultrasonic soldering) that is not mentioned in **document 5**.

8.3. Packaging Specification

This chapter outlines the key packaging parameters and processes. All figures below are for reference purposes only, as the actual appearance and structure of packaging materials may vary in delivery.

The modules are packed in a tape and reel packaging as specified in the sub-chapters below.

8.3.1. Carrier Tape

Carrier tape dimensions are illustrated in the following figure and table:

Figure 47: Carrier Tape Dimension Drawing (Unit: mm)




Table 61: Carrier Tape Dimension Table (Unit: mm)

W	P	T	A0	B0	K0	K1	F	E
72	56	0.35	44.5	43.5	4.1	5.4	34.2	1.75

8.3.2. Plastic Reel

Plastic reel dimensions are illustrated in the following figure and table:

Figure 48: Plastic Reel Dimension Drawing





Table 62: Plastic Reel Dimension Table (Unit: mm)

ØD1	ØD2	W
380	180	72.5


8.3.3. Mounting Direction

Figure 49: Mounting Direction





8.3.4. Packaging Process

Figure 50: Packaging Process




Place the modules onto the carrier tape cavity and cover them securely with cover tape. Wind the heat-sealed carrier tape onto a plastic reel and apply a protective tape for additional protection. 1 plastic reel can pack 200 modules.

Place the packaged plastic reel, humidity indicator card and desiccant bag into a vacuum bag, and vacuumize it.



Place the vacuum-packed plastic reel into a pizza box.

Place the 4 packaged pizza boxes into 1 carton and seal it. 1 carton can pack 800 modules.



9 Appendix References

Table 63: Related Documents

Document Name
1. NetPrisma-Smart-EVB-G5-User-Guide
2. NetPrisma-SUA602-LD-GPIO-Configuration
3. NetPrisma-RF-Layout-Application-Note
4. NetPrisma-Module-Stencil-Design-Requirements
5. NetPrisma-Module-SMT-Application-Note
6. NetPrisma-SUA602-LD-Reference-Design

Table 64: List of Abbreviations

Abbreviation	Description
ADC	Analog-to-Digital Converter
AMR-NB	Adaptive Multi Rate-Narrow Band Speech Codec
AMR-WB	Adaptive Multi-Rate Wideband
AP	Application Processor
ARM	Advanced RISC Machine
BDS	BeiDou Navigation Satellite System
bps	Bits Per Second
BPSK	Binary Phase Shift Keying
CA	Carrier Aggregation
C _j	Junction Capacitance
CS	Coding Scheme
CSD	Circuit Switched Data
CSI	Camera Serial Interface
CTS	Clear To Send
DCE	Data Communications Equipment

DC-HSDPA	Dual-carrier High Speed Downlink Packet Access
DCS	Data Coding Scheme
DDR	Double Data Rate
DL	Downlink
DRX	Diversity Reception
DSI	Display Serial Interface
DSP	Digital Signal Processor
DTE	Data Terminal Equipment
DTR	Data Terminal Ready
EDGE	Enhanced Data Rates for GSM Evolution
EFR	Enhanced Full Rate
EGSM	Enhanced GSM
eLDO	External Low-dropout Regulator
EMI	Electromagnetic Interference
eMMC	Embedded Multimedia Card
ESD	Electrostatic Discharge
EVRC	Enhanced Variable Rate Coder
FDD	Frequency Division Duplex
FR	Full Rate
GLONASS	Global Navigation Satellite System (Russia)
GMSK	Gaussian Minimum Shift Keying
GNSS	Global Navigation Satellite System
GPIO	General-Purpose Input/Output
GPS	Global Positioning System
GPU	Graphics Processing Unit
GSM	Global System for Mobile Communications
GRFC	Generic Radio Frequency Controller
HB	High Band

HEVC	High Efficiency Video Coding
HR	Half Rate
HSDPA	High Speed Downlink Packet Access
HSPA	High Speed Packet Access
HSUPA	High Speed Uplink Packet Access
I/O	Input/Output
I2C	Inter-Integrated Circuit
I2S	Inter-IC Sound
IC	Integrated Circuit
I_{LEDmax}	Maximum LED Current (per string)
IoT	Internet of Things
ISP	Image Signal Processor
LB	Low Band
LCC	Leadless Chip Carrier (package)
LCM	Liquid Crystal Monitor
LED	Light Emitting Diode
LGA	Land Grid Array
LNA	Low Noise Amplifier
LTE	Long Term Evolution
M2M	Machine to Machine
MAC	Media Access Control
MB	Middle Band
MCS	Modulation and Coding Scheme
MCU	Microcontroller Unit
ME	Mobile Equipment
MIMO	Multiple Input Multiple Output
MIPI	Mobile Industry Processor Interface
MO	Mobile Originated

MP	Main Profile
MS	Mobile Station
MT	Mobile Terminated
NavIC	Indian Regional Navigation Satellite System (IRNSS)
NSA	Non-Stand Alone
OTA	Over-the-air programming
OTG	On-The-Go
OTP	One Time Programmable
PA	Power Amplifier
PC	Personal Computer
PCB	Printed Circuit Board
PDU	Protocol Data Unit
PHY	Physical Layer
PMU	Power Management Unit
POS	Point of Sale
PSK	Phase Shift Keying
QAM	Quadrature Amplitude Modulation
QPSK	Quadrature Phase Shift Keying
QZSS	Quasi-Zenith Satellite System
RI	Ring Indicator
RF	Radio Frequency
RHCP	Right Hand Circularly Polarized
Rx	Receive
SA	Stand Alone
SD	Secure Digital
SDR	Software-Defined Radio
SIMO	Single Input Multiple Output
SMS	Short Message Service

SoC	System on a Chip
SPI	Serial Peripheral Interface
STA	Station
TBD	To Be Determined
TDD	Time Division Duplexing
TD-SCDMA	Time Division-Synchronous Code Division Multiple Access
Tx	Transmit
UART	Universal Asynchronous Receiver/Transmitter
UL	Uplink
UMTS	Universal Mobile Telecommunications System
URC	Unsolicited Result Code
USB	Universal Serial Bus
(U)SIM	Universal Subscriber Identity Module
VBAT	Voltage at Battery (Pin)
V _{max}	Maximum Voltage
V _{nom}	Nominal Voltage
V _{min}	Minimum Voltage
V _{IHmax}	Maximum High-level Input Voltage
V _{IHmin}	Minimum High-level Input Voltage
V _{ILmax}	Maximum Low-level Input Voltage
V _{ILmin}	Minimum Low-level Input Voltage
V _{Imax}	Absolute Maximum Input Voltage
V _{Imin}	Absolute Minimum Input Voltage
V _{OHmax}	Maximum High-level Output Voltage
V _{OHmin}	Minimum High-level Output Voltage
V _{OLmax}	Maximum Low-level Output Voltage
V _{OLmin}	Minimum Low-level Output Voltage
VSWR	Voltage Standing Wave Ratio

WCDMA	Wideband Code Division Multiple Access
WLAN	Wireless Local Area Network

FCC ID: 2BEY3SUA602LDA

OEM/Integrators Installation Manual

Important Notice to OEM integrators

1. This module is limited to OEM installation ONLY.
2. This module is limited to installation in mobile or fixed applications, according to Part 2.1091(b).
3. The separate approval is required for all other operating configurations, including portable configurations with respect to Part 2.1093 and different antenna configurations
4. For FCC Part 15.31 (h) and (k): The host manufacturer is responsible for additional testing to verify compliance as a composite system. When testing the host device for compliance with Part 15 Subpart B, the host manufacturer is required to show compliance with Part 15 Subpart B while the transmitter module(s) are installed and operating. The modules should be transmitting and the evaluation should confirm that the module's intentional emissions are compliant (i.e. fundamental and out of band emissions). The host manufacturer must verify that there are no additional unintentional emissions other than what is permitted in Part 15 Subpart B or emissions are complaint with the transmitter(s) rule(s). The Grantee will provide guidance to the host manufacturer for Part 15 B requirements if needed.

Important Note

notice that any deviation(s) from the defined parameters of the antenna trace, as described by the instructions, require that the host product manufacturer must notify to NETPRISMA INC. that they wish to change the antenna trace design. In this case, a Class II permissive change application is required to be filed by the USI, or the host manufacturer can take responsibility through the change in FCC ID (new application) procedure followed by a Class II permissive change application.

End Product Labeling

When the module is installed in the host device, the FCC/IC ID label must be visible through a window on the final device or it must be visible when an access panel, door or cover is easily re-moved. If not, a second label must be placed on the outside of the final device that contains the following text:

"Contains FCC ID: 2BEY3SUA602LDA"

"Contains IC: 32052-SUA602LDA"

The FCC ID/IC ID can be used only when all FCC/IC compliance requirements are met.

Antenna Installation

- (1) The antenna must be installed such that 20 cm is maintained between the antenna and users,
- (2) The transmitter module may not be co-located with any other transmitter or antenna.

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC/IC authorization is no longer considered valid and the FCC ID/IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC/IC authorization.

Band	Antenna Type	Max Gain (dBi)
LTE B2	External Antenna	1.80
LTE B4		1.20
LTE B5		0.30
LTE B7		1.40
LTE B12		-0.50
LTE B13		-0.70
LTE B14		-0.50
LTE B17		-0.50
LTE B25		1.80
LTE B26		0.30
LTE B41		1.40
LTE B66		1.50
LTE B71		-0.90
Bluetooth		0.47
WiFi 2.4G		0.47
WiFi 5G		1.28

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

Federal Communication Commission Interference Statement

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate this equipment. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

List of applicable FCC rules

This module has been tested and found to comply with part 22, part 24, part 27, part 90, and part 15 requirements for Modular Approval.

The modular transmitter is only FCC authorized for the specific rule parts (i.e., FCC transmitter rules) listed on the grant, and that the host product manufacturer is responsible for compliance to any other FCC rules that apply to the host not covered by the modular transmitter grant of certification. If the grantee markets their product as being Part 15 Subpart B compliant (when it also contains unintentional-radiator digital circuitry), then the grantee shall provide a notice stating that the final host product still requires Part 15 Subpart B compliance testing with the modular transmitter installed.

This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
- 2) The transmitter module may not be co-located with any other transmitter or antenna.

As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Radiation Exposure Statement

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

IC: 32052-SUA602LDA

Industry Canada Statement

This device complies with Industry Canada's licence-exempt RSSs. Operation is subject to the following two conditions:

- (1) This device may not cause interference; and
- (2) This device must accept any interference, including interference that may cause undesired operation of the device.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- (1) l'appareil ne doit pas produire de brouillage, et
- (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement."

Radiation Exposure Statement

This equipment complies with IC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with minimum distance 20cm between the radiator & your body.

Déclaration d'exposition aux radiations:

Cet équipement est conforme aux limites d'exposition aux rayonnements ISSED établies pour un environnement non contrôlé. Cet équipement doit être installé et utilisé avec un minimum de 20cm de distance entre la source de rayonnement et votre corps.

This device is intended only for OEM integrators under the following conditions: (For module device use)

- 1) The antenna must be installed such that 20 cm is maintained between the antenna and users, and
 - 2) The transmitter module may not be co-located with any other transmitter or antenna.
- As long as 2 conditions above are met, further transmitter test will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed.

Cet appareil est conçu uniquement pour les intégrateurs OEM dans les conditions suivantes: (Pour utilisation de dispositif module)

- 1) L'antenne doit être installée de telle sorte qu'une distance de 20 cm est respectée entre l'antenne et les utilisateurs, et
- 2) Le module émetteur peut ne pas être coïmplanté avec un autre émetteur ou antenne.

Tant que les 2 conditions ci-dessus sont remplies, des essais supplémentaires sur l'émetteur ne seront pas nécessaires. Toutefois, l'intégrateur OEM est toujours responsable des essais sur son produit final pour toutes exigences de conformité supplémentaires requis pour ce module installé.

IMPORTANT NOTE:

In the event that these conditions cannot be met (for example certain laptop configurations or colocation with another transmitter), then the Canada authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate Canada authorization.

NOTE IMPORTANTE:

Dans le cas où ces conditions ne peuvent être satisfaites (par exemple pour certaines configurations d'ordinateur portable ou de certaines co-localisation avec un autre émetteur), l'autorisation du Canada n'est plus considéré comme valide et l'ID IC ne peut pas être utilisé sur le produit final. Dans ces circonstances, l'intégrateur OEM sera chargé de réévaluer le produit final (y compris l'émetteur) et l'obtention d'une autorisation distincte au Canada.

End Product Labeling

This transmitter module is authorized only for use in device where the antenna may be installed such that 20 cm may be maintained between the antenna and users. The final end product must be labeled in a visible area with the following: "Contains IC: 32052-SUA602LDA".

Plaque signalétique du produit final

Ce module émetteur est autorisé uniquement pour une utilisation dans un dispositif où l'antenne peut être installée de telle sorte qu'une distance de 20cm peut être maintenue entre l'antenne et les utilisateurs. Le produit final doit être étiqueté dans un endroit visible avec l'inscription suivante: "Contient des IC: 32052-SUA602LDA".

Manual Information To the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module.

The end user manual shall include all required regulatory information/warning as show in this manual.

Manuel d'information à l'utilisateur final

L'intégrateur OEM doit être conscient de ne pas fournir des informations à l'utilisateur final quant à la façon d'installer ou de supprimer ce module RF dans le manuel de l'utilisateur du produit final qui intègre ce module.

Le manuel de l'utilisateur final doit inclure toutes les informations réglementaires requises et avertissements comme indiqué dans ce manuel.

Document History

Revision	Date	Changes
A	2025-02-21	The first revision.



NETPRISMA INC.

Address: 415 1st Street SE, Cedar Rapids, IA 52401, USA

Email: info@netprisma.com

Sales support: <https://www.netprisma.com/sales-support>

For technical support, or to report documentation errors, please visit:

<https://www.netprisma.com/tech-support>

Or email us at: support@netprisma.com