







11AX20SISO_Ant1_5825




11AX40SISO_Ant1_5190




11AX40SISO_Ant1_5230



11AX40SISO_Ant1_5755




11AX40SISO_Ant1_5795




Date: 11 JUL 2024 17:30:42

11AX80SISO_Ant1_5210




Date: 12 JUL 2024 09:51:00

11AX80SISO_Ant1_5775




Date: 12 JUL 2024 09:57:12

11A_Ant2_5180



Date: 31.JUL.2024 16:29:42

11A_Ant2_5200




Date: 31.JUL.2024 16:33:25

11A_Ant2_5240




Date: 31 JUL 2024 16:34:40

11A Ant2 5745




Date: 31 JUL 2024 16:37:12

11A Ant2 5785




Date: 31 JUL 2024 16:39:35

11A_Ant2_5825




Date: 31 JUL 2024 16:41:05

11N20SISO_Ant2_5180



Date: 31 JUL 2024 16:43:25

11N20SISO_Ant2_5200




Date: 31.JUL.2024 16:46:21

11N20SISO_Ant2_5240




Date: 31.JUL.2024 16:47:52

11N20SISO_Ant2_5745




Date: 31.JUL.2024 16:51:42

11N20SISO_Ant2_5785




Date: 31 JUL 2024 16:54:05

11N20SISO_Ant2_5825




Date: 31 JUL 2024 16:55:50

11N40SISO_Ant2_5190




Date: 31.JUL.2024 16:58:23

11N40SISO_Ant2_5230



Date: 31.JUL.2024 17:01:34

11N40SISO_Ant2_5755




Date: 31.JUL.2024 17:04:04


11N40SISO_Ant2_5795



11AC20SISO_Ant2_5180




11AC20SISO_Ant2_5200




Date: 31.JUL.2024 17:16:27

11AC20SISO_Ant2_5240




Date: 31.JUL.2024 17:18:24

11AC20SISO_Ant2_5745




Date: 31.JUL.2024 17:21:01


11AC20SISO_Ant2_5785



11AC20SISO_Ant2_5825




11AC40SISO_Ant2_5190




Date: 31.JUL.2024 17:31:57

11AC40SISO_Ant2_5230




Date: 31.JUL.2024 17:34:45

11AC40SISO_Ant2_5755




Date: 31.JUL.2024 17:38:05

11AC40SISO_Ant2_5795




Date: 31 JUL 2024 17:43:57

11AC80SISO_Ant2_5210



Date: 31 JUL 2024 17:51:12

11AC80SISO_Ant2_5775



Remark:

$Av.Power = Meas.Level + 10 \log (1/duty \text{ cycle})$

$E.i.r.p = Av.Power + G,$

$G = \text{antenna gain in dBi.}$

Appendix C): Maximum Power Spectral Density

Test Requirement 47 CFR Part 15, Subpart C 15.407 (a)

Test Method: KDB 789033 D02 II F

Test Procedure:

For 5150-5725MHz:

1. Connect EUT RF output port to the Spectrum Analyzer through an RF attenuator
2. Set the EUT Work on operation frequency individually.
3. Set RBW = 1MHz.
4. Set the VBW $\geq 3 \times$ RBW. Detector = Peak. Trace mode = max hold.

For 5725-5850MHz:

1. Connect EUT RF output port to the Spectrum Analyzer through an RF attenuator
2. Set the EUT Work on operation frequency individually.
3. Set RBW = 500KHz.
4. Set the VBW $\geq 3 \times$ RBW. Detector = Peak. Trace mode = max hold.

Limit:

Frequency band(MHz)	Limit
5150-5250	$\leq 17\text{dBm}$ in 1MHz for master device
	$\leq 11\text{dBm}$ in 1MHz for client device
5250-5350	$\leq 11\text{dBm}$ in 1MHz for client device
5470-5725	$\leq 11\text{dBm}$ in 1MHz for client device
5725-5850	$\leq 30\text{dBm}$ in 500 kHz
Remark:	The maximum power spectral density is measured as a conducted emission by direct connection of a calibrated test instrument to the equipment under test.

Test Setup Diagram

