

Turing Module Spec

| Date | Version | Description |
|-----------|---------|--------------|
| 2020-8-28 | V1.0 | Release V1.0 |

This document contains information that is proprietary to EICCOMM. This document is commercially confidential and must NOT be disclosed to third parties without prior consent. The information provided herein is believed to be reliable. But production testing may not include testing of all parameters. EICCOMM reserves the right to change information at any time without notification.

Contents

| | |
|-------------------------------------|----|
| 1. General description | 4 |
| 1.1 Block diagram | 4 |
| 2. Key Features | 5 |
| 3. Electrical Specifications | 5 |
| 3.1 Absolute Maximum Ratings | 5 |
| 3.2 Recommended Operating Condition | 6 |
| 3.3 DC characteristics | 6 |
| 3.4 RF Specifications | 6 |
| 4. Hardware Design | 8 |
| 4.1 Pin Definition | 8 |
| 4.2 Reference Design | 8 |
| 4.3 Appearance and Dimensions | 11 |
| 5. Layout Guideline | 11 |
| 6. Package | 12 |
| 6.1 Module Packaging | 12 |
| 6.2 Module Label | 12 |
| 6.2.1 QR Code | 12 |
| 7. Welding Declare | 13 |

List of Tables

| | | |
|---|--|---|
| 1 | Absolute Maximum Ratings | 5 |
| 2 | Recommended Operation Condition | 6 |
| 3 | DC Characteristics (VDD=3.3V, T=25°C) | 6 |
| 4 | RF Performance | 6 |
| 5 | BLE 1Mbps performance ($\pm 250\text{kHz}$ deviation) | 7 |
| 6 | BLE 2Mbps performance ($\pm 500\text{kHz}$ deviation) | 7 |
| 7 | BLE 500kbps Performance ($\pm 250\text{kHz}$ deviation) | 7 |
| 8 | BLE 125kbps Performance ($\pm 250\text{kHz}$ deviation) | 7 |
| 9 | Pin Definition | 8 |

List of Figures

| | | |
|---|------------------------------------|----|
| 1 | Block Diagram | 4 |
| 2 | Reference Design | 10 |
| 3 | Module Appearance | 11 |
| 4 | Module Dimensions | 11 |
| 5 | Layout Guideline | 12 |
| 6 | Module Label | 12 |
| 7 | Standard Operation Procedure (SOP) | 13 |

1. General Description

Turing Module is a SOC module developed based on the Telink TLSR8258F512ET chip.

The Turing Module integrates a power-balanced 32-bit MCU, BLE/802.15.4/2.4GHz Radio, 64kB SRAM, 512kB internal Flash, 14bit ADC with PGA, analog and digital microphone input, stereo audio output, 6-channel PWM, one quadrature decoder (QDEC), abundant and flexible GPIO interfaces, and nearly all the peripherals needed for IoT (Internet of Things) and HID (Human Interface Devices) application development (e.g. Bluetooth Low Energy and Zigbee/IEEE 802.15.4/RF4CE).

The Turing Module supports standards and industrial alliance specifications including Bluetooth Low Energy (up to Bluetooth 5), BLE Mesh, 6LoWPAN, Thread, Zigbee, RF4CE, HomeKit, ANT and 2.4GHz proprietary standard.

1.1 Block diagram

The TLSR8258 is designed to offer high integration, ultra-low power application capabilities. The system's block diagram is as shown in following figure.




Figure 1: Block Diagram

NOTE:

1. Modules marked with different colors belong to different power domains. Power state of each domain can be controlled independent of other power domains, for example, the audio module (including I2S, DMIC, AMIC) can be independently powered on or powered down irrespective of other modules such as power management module, clock, and etc.

2. The BLE/802.15.4/2.4GHz Radio, USB and Audio (I2S, DMIC, AMIC) are powered down by default.
3. The power management module and clock should be always powered on, even in deep sleep.
4. In deep sleep, except for the power management and clock, all other modules should be powered down.

2. Key Features

- Bluetooth 5 Compliant, 1Mbps, 2Mbps, Long Range 125kbps and 500kbps
- IEEE802.15.4 compliant, 250kbps
- 2.4GHz proprietary 1Mbps/2Mbps/250kbps/500kbps mode with Adaptive Frequency Hopping feature support
- 64kB on-chip SRAM with up to 32kB retention
- 512kB internal Flash
- A rich set of I/Os: SPI, I2C, USB, Single wire, up to 16 GPIOs, UART with hardware flow control, DMIC (Digital Mic) , AMIC (Analog Mic), I2S, Stereo Audio output
- 6-channel PWM (Pulse Width Modulation) output
- 10-channel (only GPIO input), 14-bit SAR ADC with 10.5-bit ENOB

3. Electrical Specifications

Note: The electrical characteristics currently listed in this section are target specifications and only supplied for reference. Some data may be updated according to actual test results.

3.1 Absolute Maximum Ratings

| Characteristics | Sym | Min | Max | Unit |
|---------------------------|----------|------|--------------|------|
| Supply Voltage | V_{DD} | -0.3 | 3.6 | V |
| Voltage on Input Pin | V_I | -0.3 | $V_{DD}+0.3$ | V |
| Output Voltage | V_O | 0 | V_{DD} | V |
| Storage Temperature Range | T | -65 | 250 | °C |
| Soldering Temperature | T_B | | 260 | °C |

Table 1: Absolute Maximum Ratings

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

3.2 Recommended Operating Condition

| Item | Sym | Min | Typ | Max | Unit | Condition |
|--------------------------------------|-----------|-----|-----|-----|------|---|
| Power-supply Voltage | V_{DD} | 1.8 | 3.3 | 3.6 | V | All AVDD,DVDD and VDD_IO pin must have the same voltage |
| Supply Rise Time (from 1.6V to 1.8V) | t_R | | | 10 | ms | |
| Operating Temperature Range | T_{Opr} | -40 | | 85 | °C | ET Version |
| | | -40 | | 125 | °C | AT Version |

Table 2: Recommended Operation Condition

3.3 DC characteristics

| Item | Sym | Min | Typ | Max | Unit | Condition |
|-------------------------------------|-------------|-----|-----|-----|------|---------------------------|
| RX Current | I_{Rx} | | 5.3 | | mA | Whole Chip |
| TX Current | I_{Tx} | | 4.8 | | mA | Whole Chip@0dBm with DCDC |
| Deep Sleep with 8kB SRAM Retention | I_{Deep1} | | 1 | | uA | |
| Deep Sleep with 16kB SRAM Retention | | | 1.2 | | uA | |
| Deep Sleep with 32kB SRAM Retention | | | 1.4 | | uA | |
| Deep Sleep without SRAM Retention | I_{Deep2} | | 0.4 | | uA | |

Table 3: DC Characteristics (VDD=3.3V, T=25°C)

3.4 RF Specifications

| Item | Sym | Min | Typ | Max | Unit | Condition |
|--------------------|---|------|-----|------|------|---------------------------|
| RF Frequency Range | | 2380 | | 2500 | MHz | Programmable in 1MHz Step |
| Date Rate | BLE/2.4G Proprietary 1Mbps, ±250kHz deviation BLE/2.4G Proprietary 2Mbps, ±500kHz deviation BLE 125kbps, ±250kHz deviation BLE 500kbps, ±250kHz deviation 802.15.4 250kbps, ±500kHz deviation 2.4G Proprietary 500kbps, ±125kHz deviation 2.4G Proprietary 250kbps, ±62.5kHz deviation | | | | | |

Table 4: RF Performance

| Item | Sym | Min | Typ | Max | Unit | Condition |
|---------------------------------|-------|------|-----|------|------|-----------|
| RX Sensitivity | 1Mbps | | -96 | | dBm | |
| Frequency Offset Tolerance | | -250 | | +300 | kHz | |
| TX power, Maximum Setting | | | 10 | | dBm | |
| TX power, Minimum Setting | | | -45 | | dBm | |
| Programmable output power range | | 55 | | | Db | |
| Modulation 20dB Bandwidth | | | 2.5 | | MHz | |

Table 5: BLE 1Mbps performance (± 250 kHz deviation)

| Item | Sym | Min | Typ | Max | Unit | Condition |
|---------------------------------|-------|------|-----|------|------|-----------|
| RX Sensitivity | 2Mbps | | -93 | | dBm | |
| Frequency Offset Tolerance | | -300 | | +200 | kHz | |
| TX power, Maximum Setting | | | 10 | | dBm | |
| TX power, Minimum Setting | | | -45 | | dBm | |
| Programmable output power range | | 55 | | | Db | |
| Modulation 20dB Bandwidth | | | 1.4 | | MHz | |

Table 6: BLE 2Mbps performance (± 500 kHz deviation)

| Item | Sym | Min | Typ | Max | Unit | Condition |
|---------------------------------|---------|------|-----|-----|------|-----------|
| RX Sensitivity | 500kbps | | -99 | | dBm | |
| Frequency Offset Tolerance | | -150 | | +50 | kHz | |
| TX power, Maximum Setting | | | 10 | | dBm | |
| TX power, Minimum Setting | | | -45 | | dBm | |
| Programmable output power range | | 55 | | | Db | |
| Modulation 20dB Bandwidth | | | 2.5 | | MHz | |

Table 7: BLE 500kbps performance (± 250 kHz deviation)

| Item | Sym | Min | Typ | Max | Unit | Condition |
|---------------------------------|---------|------|------|-----|------|-----------|
| RX Sensitivity | 125kbps | | -101 | | dBm | |
| Frequency Offset Tolerance | | -150 | | +50 | kHz | |
| TX power, Maximum Setting | | | 10 | | dBm | |
| TX power, Minimum Setting | | | -45 | | dBm | |
| Programmable output power range | | 55 | | | Db | |
| Modulation 20dB Bandwidth | | | 2.5 | | MHz | |

Table 8: BLE 125kbps performance (± 250 kHz deviation)

4. Hardware Design

4.1 Pin Definition

| Pin NO. | Pin Name | Type | Description |
|---------|--|-------------|---|
| 1 | DVSS | GND | Digital LDO ground |
| 2 | SPI_CN/I2S_LR/PWM3/PD<2> | Digital I/O | SPI chip select (Active low) / I2S left right channel select / PWM3 output / GPIO PD[2] |
| 3 | PWM1_N/I2S_SDI/7816_TRX(UART_TX)/PD<3> | Digital I/O | PWM1 inverting output / I2S serial data input / UART 7816 TRX(UART_TX) / GPIO PD[3] |
| 4 | SWM/I2S_SDO/PWM2_N/PD<4> | Digital I/O | Single wire master / I2S serial data output / PWM2 inverting output / GPIO PD[4] |
| 5 | SPI_CK/I2S_BCK/7816_TRX(UART_TX)/PD<7> | Digital I/O | SPI clock(I2C_SCK) / I2S bit clock / UART 7816 TRX(UART_tx) / GPIO PD[7] |
| 6 | DMIC_DI/PWM0_N/UART_RX/PA<0> | Digital I/O | DMIC data input / PWM0 inverting output / UART_RX / GPIO PA[0] |
| 7 | PWM4/UART_TX/lc_copmp_ain<1>/sar_aio<1>/PB<1> | Digital I/O | PWM4 output / UART_TX / Low power comparator input / SAR ADC input / GPIO PB[1] |
| 8 | DVSS | GND | Digital LDO ground |
| 9 | SWS/UART_RTS/PA<7> | Digital I/O | Single wire slave/ UART_RTS / GPIO PA[7] |
| 10 | VDD_IO | PWR | External 3.3V power supply input for IO |
| 11 | SDM_P0/PWM4/lc_comp_ain<4>/sar_aio<4>/PB<4> | Digital I/O | SDM positive output 0 / PWM4 output / Low power comparator input / SAR ADC input / GPIO PB[4] |
| 12 | SDM_N0/PWM5/lc_comp_ain<5>/sar_aio<5>/PB<5> | Digital I/O | SDM negative output 0 / PWM5 output / Low power comparator input / SAR ADC input / GPIO PB[5] |
| 13 | SDM_P1/SPI_DI/UART_RTS/lc_comp_ain<6>/sar_aio<6>/PB<6> | Digital I/O | SDM positive output 1 / SPI data input (I2C_SDA) / UART_RTS / Low power comparator input / SAR ADC input / GPIO PB[6] |
| 14 | SDM_N1/SPI_DO/UART_RX/lc_comp_ain<7>/sar_aio<7>/PB<7> | Digital I/O | SDM negative output 1 / SPI data output / UART_RX / Low power comparator input / SAR ADC input / GPIO PB[7] |
| 15 | I2C_SDA/PWM4_N/UART_RTS/PGA_P0/PC<0> | Digital I/O | I2C serial data / PWM4 inverting output / UART_RTS / PGA left channel positive input / GPIO PC[0] |
| 16 | I2C_SCK/PWM1_N/PWM0/PGA_N0/PC<1> | Digital I/O | I2C serial clock / PWM1 inverting output / PWM0 output / PGA left channel negative input / GPIO PC[1] |
| 17 | PWM0/7816_TRX(UART_TX)/I2C_SDA/XC32K_O/PGA_P1/PC<2> | Digital I/O | PWM0 output / UART 7816 TRX (UART_TX) / I2C serial data / (optional) 32kHz crystal output / PGA right channel positive input / GPIO PC[2] |
| 18 | PWM1/UART_RX/I2C_SCK/XC32K_I/PGA_N1/PC<3> | Digital I/O | PWM1 output / UART_RX / I2C serial clock / (optional) 32kHz crystal input / PGA right channel negative input / GPIO PC[3] |
| 19 | PWM2/UART_CTS/PWM0_N/sar_aio<8>/PC<4> | Digital I/O | PWM2 output / UART_CTS / PWM0 inverting output / SAR ADC input / GPIO PC[4] |
| 20 | DVSS | GND | Digital LDO ground |

Table 9: Pin Definition

NOTES:

- 1) All digital IOs including PA<0> ~ PD<7> can be used as GPIOs and have configurable pull-up/pulldown resistor.
- 2) SPI:
 - ◎ PD<7>: SPI_CK, PB<6>: SPI_DI, PB<7>: SPI_DO, PD<2>: SPI_CN
 - ◎ PA<2>: DO, PA<3>: DI, PA<4>: CK, PD<6>: CN 3)I2C:
 - ◎ PC<0> ~ PC<3> can be used as I2C. PC<0>: I2C_SDA, PC<1>: I2C_SCK, PC<2>: I2C_SDA, PC<3>: I2C_SCK
 - ◎ I2C can also be multiplexed with SPI interface, i.e. I2C_SDA/I2C_SCK can be multiplexed with SPI_DI /SPI_CK respectively.
- 4) Audio PGA/AMIC input: PC<0>~PC<3>. Any GPIO pin can be used as AMIC BIAS.
- 5) DMIC:
 - ◎ PA<0>: DMIC_DI, PA<1>: DMIC_CLK
- 6) I2S:
 - ◎ PD<7>: I2S_BCK, PA<1>: I2S_CLK, PD<2>: I2S_LR, PD<3>: I2S_SDI, PD<4>: I2S_SDO
- 7) Stereo audio output:
 - ◎ PB<4>: SDM_P0, PB<5>: SDM_N0, PB<6>: SDM_P1, PB<7>: SDM_N1
- 8) UART:
 - ◎ PA<0>: UART_RX, PA<2>: UART_TX, PB<0>: UART_RX, PB<1>: UART_TX, PB<7>: UART_RX, PC<3>: UART_RX, PC<5>: UART_RX, PD<6>: UART_RX
 - ◎ UART hardware flow control:
PA<3>: UART_CTS, PA<4>: UART_RTS, PA<7>: UART_RTS, PB<2>: UART_CTS, PB<3>: UART_RTS, PB<6>: UART_RTS, PC<0>: UART_RTS, PC<4>: UART_CTS, PD<1>: UART_CTS
 - ◎ UART 7816:
PD<7>: 7816_TRX (UART_TX), PA<1>: 7816_CLK, PC<2>: 7816_TRX (UART_TX), PD<0>: 7816_TRX (UART_TX), PD<3>: 7816_TRX (UART_TX)
- 9) USB:
 - ◎ PA<5>: DM
 - ◎ PA<6>: DP
- 10) Single Wire debug interface:
 - ◎ PA<7>: SWS. SWS can also be multiplexed with DP
 - ◎ PD<4>: SWM
- 11) RX_CYC2LNA & TX_CYC2PA:
 - ◎ PB<2>: RX_CYC2LNA, PB<3>: TX_CYC2PA, PC<6>: RX_CYC2LNA, PC<7>: TX_CYC2PA, PD<0>: RX_CYC2LNA, PD<1>: TX_CYC2PA
 - ◎ RX_CYC2LNA/TX_CYC2PA serves to control enabling external PA/LNA.
- 12) ATSEL0~2:
 - ◎ PB<0>: ATSEL1, PB<1>: ATSEL2, PC<5>: ATSEL0, PC<6>: ATSEL1, PC<7>: ATSEL2, PD<6>: ATSEL0

©ATSEL0~2 serves to select one of up to eight external antennas connected to the antenna select component. The selected antenna channel is connected to the RF_IO pin.

- 13) Low power comparator input: PB<1>~ PB<7>.
- 14) ADC GPIO input: PB<0>~ PB<7>, PC<4>~ PC<5>
- 15) For 24MHz crystal, the load capacitor range supported by design is 7.33pF~12.66pF. If the crystal needs load capacitor of 15pF, two external capacitors will be required.
- 16) Do not use PC<7:5> for dynamic applications. It's highly recommended to use these IOs in DC applications, e.g. as control or detect lines.
- 17) Pin drive strength:

©PA<5:7> and PB<0:3> support drive strength up to 8mA (8mA when "DS"=1, 4mA when "DS"=0); PB<4:7> support drive strength up to 16mA (16mA when "DS"=1, 12mA when "DS"=0); other GPIOs (PA<0:4>, PC<0:7> and PD<0:7>) support drive strength up to 4mA (4mA when "DS"=1, 2mA when "DS"=0).

©"DS" configuration will take effect when the pin is used as output.

4.2 Reference Design

The latest schematic and design examples, bill of material, and layout file are available from original developer. Contact us for details.




Figure 2: Reference Design

4.3 Appearance and Dimensions

The following picture shows the appearance and dimensions of the module. The components and prominent structure are not allowed put in this size range.




Figure 3: Module Appearance




Figure 4: Module Dimensions

5. Layout Guideline

The layout on user PCB should be designed according to the following guide- line.




Figure 5: Layout Guideline

6. Package

6.1 Module Packaging

Tray package.

6.2 Module Label

BLE module label on shield case combines QR code and plain text.

6.2.1 QR Code

There is a "QR Code" label in each product, which show device type and address information. QR code format:

< mac address > # < module label >

Label demo shows in following picture:



0.4 x 7.4mm

Figure 6: Module Label

7. Welding Declare

The Turing module only supports one reflow soldering, and the module failure caused by multiple reflow soldering is not responsible.




Figure 7: Standard Operation Procedure (SOP)

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications to this unit not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

This device and its antenna(s) must not be co-located or operation in conjunction with any other antenna or transmitter.

Radiation Exposure Statement

The device has been evaluated to meet general RF exposure requirement. in portable exposure condition without restriction.

Important Note:

In the event that these conditions cannot be met (for example certain laptop configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

Manual Information to the End User

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user's manual of the end product which integrates this module. The end user manual shall include all required regulatory information/warning as show in this manual.

Integration instructions for host product manufacturers according to KDB 996369 D03 OEM Manual v01

2.2 List of applicable FCC rules

CFR 47 FCC PART 15 SUBPART C has been investigated. It is applicable to the modular.

2.3 Specific operational use conditions

This module is stand-alone modular. If the end product will involve the Multiple simultaneously transmitting condition or different operational conditions for a stand-alone modular transmitter in a host, host manufacturer have to consult with module manufacturer for the installation method in end system.

2.4 Limited module procedures

Not Applicable

2.5 Trace antenna designs

Not applicable

2.6 RF exposure considerations

The device has been evaluated to meet general RF exposure requirement. in portable exposure condition without restriction.

2.7 Antennas

This radio transmitter FCC ID: **2AXD8TURING** has been approved by Federal Communications Commission to operate with the antenna types listed below, with the maximum permissible gain indicated. Antenna types not included in this list that have a gain greater than the maximum gain indicated for any type listed are strictly prohibited for use with this device.

| Internal Identification | Antenna Description | Antenna type and antenna number | Operate frequency band | Maximum antenna gain |
|-------------------------|---------------------|---------------------------------|------------------------|----------------------|
| Antenna 1 | Bluetooth Antenna | Chip Antenna | 2400 MHz – 2500 MHz | 0.92 dBi |
| Antenna 2 | Bluetooth Antenna | FPC Antenna | 2400 MHz – 2500 MHz | 1.65 dBi |

2.8 Label and compliance information

The final end product must be labeled in a visible area with the following" Contains FCC ID:

2AXD8TURING"

2.9 Information on test modes and additional testing requirements

Host manufacturer is strongly recommended to confirm compliance with FCC requirements for the transmitter when the module is installed in the host..

2.10 Additional testing, Part 15 Subpart B disclaimer

Host manufacturer is responsible for compliance of the host system with module installed with all other applicable requirements for the system such as Part 15 B