


Power Tree

12V/3A Adapter


Note:
With PCIe, the current is estimated according to the actual number of PCIe



Note:
The RK806S-5 LDO power distribution of the reference schematic is only suitable for the interface used in the reference schematic. If other interface functions need to be added to the reference schematic, the RK806S-5 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Note:
Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC5V0_SYS_S5	RK806_BUCK1	6.5A	VDD_CPU_BIG_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK2	5A	VDD_NPU_S0	Slot:2	0.75V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK3	5A	VDD_CPU_LIT_S0	Slot:2	0.85V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK4	5A	VCC_3V3_S3	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK5	3A	VDD_GPU_S0	Slot:2	ADJ FB=0.5V	ON	DVFS	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK6	3A	VDDQ_DDR_S0	Slot:7	ADJ FB=0.5V	ON	0.61V-LP4/4x 0.51V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK7	3A	VDD_LOGIC_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK8	3A	VDD_LOGIC_MEM_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK9	3A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	1.1V-LP4/4x 1.05V-LP5	TBD	TBD
VCC5V0_SYS_S5	RK806_BUCK10	3A	VDD_DDR_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_PLDO2_S0	Slot:5	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO4	0.5A	VCCA_3V3_S0	Slot:5	3.0V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD_S0	Slot:5	3.3V	ON	3.3V	TBD	TBD
VCC5V0_SYS_S5	RK806_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_HDMI_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75_S0	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETn								
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_2V0_PLDO_S3	Slot:1	2.1V	ON	2.0V	TBD	TBD
VCC5V0_SYS_S5	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	5A	VCC5V0_SYS_S5	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_DEVICE_S0	Slot:5A	5.2V	ON	5.2V	TBD	TBD
VCC_3V3_S3	SWITCH	2A	VCC_3V3_S0	Slot:5A	3.3V	ON	3.3V	TBD	TBD
VCC_1V8_S3	SWITCH	2A	VCC_1V8_S0	Slot:3A	1.8V	ON	1.8V	TBD	TBD

Note:

The power suffix S0, S3 or S5 means:
S5: Keep power on during power down
S3: Keep power on during sleeping
S0: Power off during sleeping

Note:


Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals. It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO0	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCIO1	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO5	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO6	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO7	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V

IO Type	Operating Voltage
1.8V Only	VCCIO*. VCC1V8=1.8V
1.2V or 1.8V	VCCIO*. VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*. VCC=1.8V or 3.3V


RK3576_S (Power)




Note:

Caps of between dashed red lines and U1 should be placed under the U1 package. Other caps should be placed close to the U1 package


RK3576_T/U/V (GND)




RK3576_B (UFS2.1)



RK3576_C (VCCI00)



RK3576_D (VCCI01)



Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package

RK3576_M
(USB2)

USB2 OTG0
OTG/HOST/DEVICE
HS/FS/LS **Download Port**

RK3576
BGA698_16R1X17R2X1R18

AK9
AL9


USB2_OTG0_DP
USB2_OTG0_DM

Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package


Option: For test

RK3576_0(MIPI DCPHY)

RK3576_P(MIPI DPHY CSI RX)



Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package



Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package

RK3576_Q(HDMI/eDP)

Note:
HDMI 2.1 supports up to 4Kx2K@120Hz

U1Q

HDMI TX/eDP TX Combo Phy

HDMI:V2.1 12Gbps

eDP :V1.3 5.4Gbps

HDMI_TX_SBDP | EDP_TX_AUXP
HDMI_TX_SBDN | EDP_TX_AUXN

HDMI_TX_D0P | EDP_TX_D0P
HDMI_TX_D0N | EDP_TX_D0N

HDMI_TX_D1P | EDP_TX_D1P
HDMI_TX_D1N | EDP_TX_D1N

HDMI_TX_D2P | EDP_TX_D2P
HDMI_TX_D2N | EDP_TX_D2N


HDMI_TX_D3P | EDP_TX_D3P
HDMI_TX_D3N | EDP_TX_D3N

HDMI_TX_REXT | EDP_TX_REXT

HDMI_TX_EDP_TX_AVDD0V75
HDMI_TX_EDP_TX_AVDDC0V75

HDMI_TX_EDP_TX_AVDDI01V8
HDMI_TX_EDP_TX_AVDDCMN1V8

RK3576
BGA698_16R1X17R2X1R18



Note:

Caps of between dashed red lines and U1 should be placed under the U1 package. Other caps should be placed close to the U1 package



深圳和成东科技有限公司

深圳市宝安区福海街道新和社区福海大道新兴工业园二区1栋3楼

Title K20 21

Size A4 Page Name

11.RK3576-HDMI/eDP

Rev V0.1

Date: Wednesday, February 26, 2025 Sheet 11 of 30

D



B



RK3576_F(VCCIO2)

U1F

VCCIO2 Domain
Operating Voltage=1.8V/3.3V

PWM2_CH5_M0	--	--	--	--	--	--	AUPLL_CLK_IN_M2	SAI4_MCLK_M0	SAI1_MCLK_M0	GPIO4_A2_d	I06	>>>SAI1_MCLK_M0
PWM2_CH4_M1	PCIE1_WAKEN_M2	I2C2_SCL_M2	UART5_RTSN_M1	SPI3_CS0_M2	FLEXBUS1_CS0_M4	--	--	SAI1_SCLK_M0	SAI1_SCLK_M0	GPIO4_A3_d	I08	>>>SAI1_SCLK_M0
CAN0_TX_M2	--	I2C4_SCL_M1	UART6_TX_M0	SPI3_MOSI_M2	FLEXBUS0_D13_M1	PDM1_SD13_M1	--	SAI4_SCLK_M0	--	GPIO4_A4_d	I05	>>>SAI1_LRCK_M0
CAN0_RX_M2	PCIE1_CLKREQ0_M2	I2C2_SDA_M2	UART5_CTSN_M1	SPI4_CS0_M2	FLEXBUS1_D15_M1	--	--	SAI1_LRCK_M0	SAI1_LRCK_M0	GPIO4_A5_d	I06	>>>SAI1_LRCK_M0
PWM2_CH6_M0	--	I2C4_SDA_M1	UART6_RX_M0	SPI3_MISO_M2	FLEXBUS0_D14_M1	PDM1_CLK0_M1	--	SAI4_LRCK_M0	SAI1_SDO0_M0	GPIO4_A6_d	I07	>>>SAI1_SDO0_M0
--	--	--	--	--	--	--	--	SAI4_SDI0_M0	SAI1_SDO0_M0	GPIO4_A7_d	I08	>>>SAI1_SDO0_M0
--	UART2_RTSN_M1	UART6_RTSN_M0	UART5_TX_M1	SPI4_CLK_M2	FLEXBUS1_D13_M1	PDM1_CLK1_M1	SAI1_SD13_M0	SAI1_SDI0_M0	SAI1_SDI0_M0	GPIO4_B0_d	I05	>>>SAI1_SDO0_M0
--	UART2_CTSN_M1	UART6_CTSN_M0	UART5_RX_M1	SPI4_MOSI_M2	FLEXBUS1_D14_M1	PDM1_SD12_M1	SAI1_SDI0_M0	SAI1_SDI0_M0	SAI1_SDI0_M0	GPIO4_B1_d	I06	>>>SAI1_SDO0_M0
--	MIPI_YE_M0	--	--	SPI4_MISO_M2	FLEXBUS1_D15_M1	PDM1_SDI1_M1	SAI1_SDI0_M0	SAI1_SDI0_M0	SAI1_SDI0_M0	GPIO4_B2_d	I07	>>>SAI1_SDO0_M0
PWM2_CH7_M0	--	--	--	SPI3_CS0_M2	--	PDM1_SDI0_M1	SAI4_SDI0_M0	SAI1_SDI0_M0	SAI1_SDI0_M0	GPIO4_B3_d	I08	>>>SAI1_SDO0_M0
CAN1_RX_M2	PCIE0_WAKEN_M2	I2C3_SDA_M0	--	--	FLEXBUS0_CS0_M4	--	--	SPDIF_RX0_M0	SPDIF_RX0_M0	GPIO4_B4_d	I05	>>>SAI1_SDO0_M0
CAN1_TX_M2	PCIE0_CLKREQ0_M2	I2C3_SCL_M0	UART2_TX_M1	--	FLEXBUS0_D15_M1	--	--	SPDIF_TX0_M0	SPDIF_TX0_M0	GPIO4_B5_d	I06	>>>SAI1_SDO0_M0

RK3576
BGA698_16R1X17R2X1R18




RK3576_G(VCCIO3)

U1G

VCCIO3 Domain
Operating Voltage=1.8V/3.3V

PWM1_CH0_M1	PCIE1_CLKREQ0_M1	SPI1_CLK_M0	I2C9_SDA_M1	--	--	--	SAI3_SCLK_M1	--	SDMMC1_D0_M0	ETH1_RXD2_M1	GPIO1_B4_d	A28	>>>SDMMC1_D0_M0
PWM1_CH1_M1	PCIE1_WAKEN_M1	SPI1_MOSI_M0	I2C9_SCL_M1	--	--	--	SAI3_LRCK_M1	--	SDMMC1_D1_M0	ETH1_RXD3_M1	GPIO1_B5_d	B27	>>>SDMMC1_D1_M0
--	PCIE0_CLKREQ0_M1	SPI1_MISO_M0	--	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D2_M0	ETH1_RXCLK_M1	GPIO1_B6_d	I023	>>>SDMMC1_D2_M0
--	PCIE0_WAKEN_M1	SPI1_CS0_M0	--	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D3_M0	ETH1_TXD2_M1	GPIO1_B7_d	A27	>>>SDMMC1_D3_M0
PWM0_CH0_M1	--	SPI1_CS0_M0	--	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D4_M0	ETH1_TXD3_M1	GPIO1_C0_d	B26	>>>SDMMC1_D4_M0
--	--	--	--	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D5_M0	ETH1_TXCLK_M1	GPIO1_C1_d	I022	>>>SDMMC1_D5_M0
PWM1_CH2_M1	--	SPI2_CS0_M1	I2C6_SCL_M1	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D6_M0	ETH1_TXCLK_M1	GPIO1_C2_d	B29	>>>SDMMC1_D6_M0
--	--	SPI2_CS0_M1	I2C6_SDA_M1	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D7_M0	ETH1_TXCLK_M1	GPIO1_C3_d	I023	>>>SDMMC1_D7_M0
--	PCIE0_BUTTONRSTN	SPI2_MOSI_M1	UART2_RTSN_M0	UART4_CTSN_M1	UART4_CTSN_M1	--	SAI3_SDI0_M1	--	SDMMC1_D8_M0	ETH1_TXCLK_M1	GPIO1_C4_d	I023	>>>SDMMC1_D8_M0
--	PCIE1_BUTTONRSTN	SPI2_MISO_M1	UART2_CTSN_M0	UART4_RX_M1	UART4_RX_M1	--	SAI3_SDI0_M1	--	SDMMC1_D9_M0	ETH1_TXCLK_M1	GPIO1_C5_d	B28	>>>SDMMC1_D9_M0
--	SATA_CPODET	--	I2C6_SCL_M1	UART2_TX_M0	UART2_TX_M0	--	SAI3_SDI0_M1	--	SDMMC1_D10_M0	ETH1_TXCLK_M1	GPIO1_C6_d	A26	>>>SDMMC1_D10_M0
--	--	--	I2C6_SDA_M1	UART2_RX_M0	UART2_RX_M0	--	SAI3_SDI0_M1	--	SDMMC1_D11_M0	ETH1_TXCLK_M1	GPIO1_C7_d	I022	>>>SDMMC1_D11_M0
--	--	--	--	UART10_TX_M1	UART10_TX_M1	--	SAI3_SDI0_M1	--	SDMMC1_D12_M0	ETH1_TXCLK_M1	GPIO1_D0_d	C29	>>>SDMMC1_D12_M0
--	--	--	--	UART10_RX_M1	UART10_RX_M1	--	SAI3_SDI0_M1	--	SDMMC1_D13_M0	ETH1_TXCLK_M1	GPIO1_D1_d	I022	>>>SDMMC1_D13_M0
PWM1_CH3_M1	--	--	I2C6_SCL_M1	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D14_M0	ETH1_TXCLK_M1	GPIO1_D2_d	I022	>>>SDMMC1_D14_M0
PWM1_CH4_M1	--	--	I2C6_SDA_M1	--	--	--	SAI3_SDI0_M1	--	SDMMC1_D15_M0	ETH1_TXCLK_M1	GPIO1_D3_d	C28	>>>SDMMC1_D15_M0
--	--	--	--	UART10_RTSN_M1	SPDIF_RX1_M2	PDM0_SD13_M2	SAI3_SDI0_M1	--	SDMMC1_D16_M0	ETH1_TXCLK_M1	GPIO1_D4_d	I022	>>>SDMMC1_D16_M0
--	--	--	--	UART10_CTSN_M1	SPDIF_TX1_M2	PDM0_CLK1_M2	SAI3_SDI0_M1	--	SDMMC1_D17_M0	ETH1_TXCLK_M1	GPIO1_D5_d	I022	>>>SDMMC1_D17_M0
CLK1_32K_OUT	SATA_WPSWIT	SPI2_CLK_M1	I2C5_SDA_M1	UART10_CTSN_M1	SPDIF_TX1_M2	PDM0_CLK1_M2	SAI3_SDI0_M1	--	SDMMC1_D18_M0	ETH1_TXCLK_M1	GPIO1_D6_d	I022	>>>SDMMC1_D18_M0

RK3576
BGA698_16R1X17R2X1R18



For BT



RK3576_J(VCCIO6)

U1J

VCCIO6 Domain
Operating Voltage=1.8V/3.3V

PWM1_CH5_M1	UART11_TX_M2	SPI4_CS0_M0	I2C7_SCL_M3	PCIE1_WAKEN_M3	HDMI_TX_CEC_M0	--	SAI4_MCLK_M2	DSM_AUD_LP_M1	GPIO4_C0_d	AK3	>>>HDMI_TX_CEC_M0
PWM0_CH1_M1	UART11_RX_M2	EDP_TX_HPDIN_M0	I2C7_SDA_M3	PCIE1_CLKREQ0_M3	HDMI_TX_HPDIN_M0	--	--	DSM_AUD_LW_M1	GPIO4_C1_d	AK2	>>>HDMI_TX_HPDIN_M0
PWM2_CH0_M1	UART9_TX_M2	CAN0_TX_M1	I2C2_SCL_M3	--	--	--	--	DSM_AUD_HP_M1	GPIO4_C2_d	AL2	>>>HDMI_TX_SCL
PWM2_CH1_M1	UART9_RX_M2	CAN0_RX_M1	I2C2_SDA_M3	--	--	--	--	DSM_AUD_RN_M1	GPIO4_C3_d	IAE2	>>>HDMI_TX_SDA
PWM2_CH6_M1	UART6_TX_M3	SPI4_CS0_M0	I2C3_SCL_M3	DP_HPDIN_M0	--	--	SAI4_LRCK_M2	ISP_PRELIGHT_TRIG_M1	GPIO4_C4_d	AL3	>>>DP_HPDIN
PWM2_CH5_M1	UART6_RX_M3	SPI4_MOSI_M0	I2C3_SDA_M3	SATA1_ACTLED_M1	PCIE0_WAKEN_M3	VP0_SYNC_OUT	SAI4_SDI0_M2	ISP_FLASH_TRIGOUT_M1	GPIO4_C5_d	IAE1	>>>DP_PAREN
PWM2_CH2_M1	CAN1_TX_M1	SPI4_MISO_M0	I2C6_SCL_M3	SATA0_ACTLED_M1	PCIE0_CLKREQ0_M3	VP1_SYNC_OUT	SAI4_SDI0_M2	--	GPIO4_C6_d	A31	>>>I2C6_SCL_M3_TP
PWM2_CH3_M1	CAN1_RX_M1	SPI4_CLK_M0	I2C6_SDA_M3	--	--	--	SAI4_SCLK_M2	--	GPIO4_C7_d	--	>>>I2C6_SDA_M3_TP

RK3576
BGA698_16R1X17R2X1R18




深圳和威东科技有限公司			
深圳市宝安区福海街道新和社区福海大道新共二区二区1栋3楼			
Title K20 21			
Size A3	Page Name	13.RK3576-GPIO VCCIO2/3/6	
Date: Wednesday, February 26, 2025	Sheet 13	of 30	
Rev V0.1			

VCC104 Domain											
Operating Voltage=1.8V/3.3V											
--	--	I2C4_SCL_M2	SP14_CSN1_M3	UART8_TX_M1	--	SA10_S000_M0	ETH0_RXD0_M1	SDMMC1_D0_M1	VI_CIF_D15	GP102_A6_d0	
--	--	I2C4_SDA_M2	--	UART8_RX_M1	--	SA10_S001_M0	ETH0_TXCTC_M1	SDMMC1_D1_M1	VI_CIF_D14	GP102_A7_d0	
--	--	--	--	UART1_TX_M1	PD06_S013_M3	SA10_S010_M0	ETH0_TXD1_M1	SDMMC1_D2_M1	VI_CIF_D13	GP102_B0_d0	
--	--	--	--	UART1_RX_M1	PD06_S012_M3	SA10_S011_M0	ETH0_TXD0_M1	SDMMC1_D3_M1	VI_CIF_D12	GP102_B1_d0	
--	--	PCIE0_CLKREQ_N0	SP14_CSN0_M3	UART1_CTSN_M1	PD06_S011_M3	SA10_S012_M0	ETH0_TXD3_M1	SDMMC1_CMD_M1	VI_CIF_D11	GP102_B2_d0	
--	--	PCIE1_CLKREQ_N0	SP14_CLK_M3	UART1_RTSN_M1	PD06_CLK1_M3	SA10_S002_M0	ETH0_TXCLK_M1	SDMMC1_CLK_M1	VI_CIF_D10	GP102_B3_d0	
--	--	--	SP12_M0S1_M3	UART7_CTSN_M0	PD06_S010_M3	SA10_S013_M0	ETH0_TXD2_M1	SDMMC1_BURST_M1	VI_CIF_D09	GP102_B4_d0	
--	--	SAT0A_ACTLED_M0	SP14_M1S0_M3	UART7_RYSN_M0	PD06_CLK0_M3	SA10_MCLK_M0	ETH0_RXCLK_M1	SDMMC1_DET_N1	VI_CIF_D08	GP102_B5_d0	
--	--	SAT0A1_ACTLED_M0	--	UART7_TX_M0	--	SAT0_SCLK_M0	ETH0_RXD3_M1	ETH1_PTP_REFCLK_M1	VI_CIF_D07	GP102_B6_d0	
--	--	I2C8_SCL_M2	UART8_RTSN_M1	UART7_RX_M0	--	SAT0_LRCK_M0	ETH0_RXD2_M1	--	VI_CIF_D06	GP102_B7_d0	
--	--	I2C8_SDA_M2	UART8_CTSN_M1	--	--	--	--	--	--	--	
PWM1_CH0_M2	--	--	--	UART9_RX_M0	PD01_S011_M0	--	ETH0_PTP_REFCLK_M1	ETH1_RXD02_M0	VI_CIF_D05	GP102_C0_d0	
PWM1_CH1_M2	--	--	SP11_CSN1_M1	UART9_TX_M0	PD01_CLK1_M0	SAT2_MCLK_M1	ETH0_PPSCCLK_M1	ETH1_RXD03_M0	VI_CIF_D04	GP102_C1_d0	
PWM1_CH2_M2	--	--	SP11_M0S1_M1	UART11_CTSN_M1	PD01_S012_M0	SAT2_SCLK_M1	ETH0_PPSTRIG_M1	ETH1_RXCLK_M0	VI_CIF_D03	GP102_C2_d0	
PWM0_CH0_M2	--	--	SP11_M1S0_M1	UART11_RYSN_M1	PD01_S013_M0	SAT2_LRCK_M1	--	ETH1_TX02_M0	VI_CIF_D02	GP102_C3_d0	
PWM1_CH1_M2	--	--	SP11_CSN0_M1	UART11_TX_M1	PD01_S010_M0	SAT2_S00_M1	--	ETH1_TXD3_M0	VI_CIF_D01	GP102_C4_d0	
PWM1_CH4_M2	--	--	SP11_CLK_M1	UART11_RX_M1	PD01_CLK0_M0	SAT2_S01_M1	--	ETH1_TXCLK_M0	VI_CIF_D00	GP102_C5_d0	
PWM1_CH5_M2	--	I2C5_SCL_M2	--	UART4_CTSN_M0	--	SAT4_SCLK_M3	--	ETH1_TX00_M0	--	GP102_C6_d0	
PWM0_CH1_M2	--	I2C5_SDA_M2	--	UART4_RTSN_M0	--	SAT4_LRCK_M3	--	ETH1_TX01_M0	--	GP102_C7_d0	
PWM2_CH0_M2	--	I2C6_SCL_M2	--	UART4_TX_M0	--	SAT4_S01_M3	--	ETH1_TXCTL_M0	--	GP102_D0_d0	
PWM2_CH1_M2	--	I2C6_SDA_M2	--	UART4_RX_M0	--	SAT4_S00_M3	--	ETH1_RXD00_M0	--	GP102_D1_d0	
PWM2_CH2_M2	I3C1_SCL_M0	--	--	UART6_TX_M1	--	SAT4_MCLK_M3	--	ETH1_RXD01_M0	--	GP102_D2_d0	
PWM2_CH3_M2	I3C1_SDA_M0	--	--	UART6_RX_M1	--	--	--	ETH1_RXCTL_M0	--	GP102_D3_d0	
PWM2_CH4_M2	--	I2C9_SDA_M2	--	UART6_RYSN_M1	--	UART6_RYSN_M1	--	ETH0_NDC_M0	--	GP102_D4_d0	
PWM2_CH5_M2	--	I2C9_SCL_M2	--	UART6_CTSN_M1	--	--	--	ETH1_MDIO_M0	--	GP102_D5_d0	
PWM2_CH6_M2	I3C1_SDA_PU_M0	--	--	UART9_RYSN_M0	SPD1F_RX0_M2	SAT3_MCLK_M2	ETH0_MCLK_M1	EYN_CLK1_25M_OUT_M1	CAM_CLK1_OUT_M1	GP102_D6_d0	
PWM2_CH7_M2	--	--	SP13_CSN1_M0	UART9_CTSN_M0	SPD1F_TX0_M2	SAT0_S003_M0	ETH1_CLK0_25M_OUT_M1	ETH1_MCLK_M0	CAM_CLK2_OUT_M1	GP102_D7_d0	
--	--	I2C7_SCL_M1	SP13_CLK_M0	UART3_TX_M0	--	SAT3_SCLK_M2	ETH0_MDIO_M1	--	VI_CIF_HREF	GP103_A0_d0	
--	--	I2C7_SDA_M1	SP13_M0S1_M0	UART3_RX_M0	--	SAT3_LRCK_M2	ETH0_NDC_M1	ETH1_PPSTRIG_M0	VI_CIF_VSYNC	GP103_A1_d0	
--	--	MIPI_YE_M1	SP13_M1S0_M0	UART3_CTSN_M0	SPD1F_RX1_M1	SAT3_S002_M2	ETH0_RXCTL_M1	ETH1_PPSCCLK_M0	VI_CIF_CLK0	GP103_A2_d0	
--	--	CAN1_TX_M3	SP13_CSN0_M0	UART3_RYSN_M0	SPD1F_TX1_M1	SAT3_S01_M2	ETH0_RXD1_M1	ETH1_PTP_REFCLK_M0	VI_CIF_CLK1	GP103_A3_d0	
--	--	CAN1_RX_M3	--	--	--	--	--	--	--	--	


VCC104_VCC

RK3576

BGA698_16R1X17R2X1R18






VCC105 Domain												
Operating Voltage=1.8V/3.3V												
PWM1_CH0_M3	--	SPI2_CLK_M2	UART1_CTSN_M2	FLEXBUS0_CSN_M0	--	FLEXBUS1_D11	DSMC_R0YN	SAI4_SDI_M1	ETH_CLK0_25M_OUT_M0	VO_EBC_SDSHR	VO_LCDC_D23	GP103_A4_d
PWM1_CH1_M3	--	SPI2_CSN1_M2	UART1_RTSN_M2	--	--	FLEXBUS0_D7	DSMC_DATA15	PDM1_SDI3_M2	ETH0_MDIO_M0	VO_EBC_G0SP	VO_LCDC_D22	GP103_A5_d
PWM1_CH2_M3	--	UART10_CTSN_M0	UART1_RX_M2	--	--	FLEXBUS0_D6	DSMC_DATA14	PDM1_SDI2_M2	ETH0_MDC_M0	VO_EBC_G00E	VO_LCDC_D21	GP103_A6_d
		UART10_RTSN_M0	UART1_TX_M2	--	--	FLEXBUS0_D5	DSMC_DATA13	PDM1_CLK1_M2	ETH0_RXCTL_M0	VO_EBC_V0CM	VO_LCDC_D20	GP103_A7_d
PWM0_CH0_M3	--	SPI2_MOSI_M2	UART10_RX_M0	--	--	FLEXBUS0_D8	DSMC_CSN1	SAI4_MCLK_M1	ETH0_MCLK_M0	VO_EBC_SDC3C	VO_LCDC_D19	GP103_B0_d
PWM1_CH3_M3	--	SPI4_CSN0_M1	UART10_TX_M0	--	--	FLEXBUS0_D4	DSMC_DATA12	PDM1_CLK0_M2	ETH0_RXD1_M0	VO_EBC_SDC2C	VO_LCDC_D18	GP103_B1_d
--	T2C8_SDA_M3	--	UART9_RX_M1	--	--	FLEXBUS0_D3	DSMC_DATA11	PDM1_SDI1_M2	ETH0_RXD0_M0	VO_EBC_SDC1C	VO_LCDC_D17	GP103_B2_d
--	T2C8_SCL_M3	--	UART9_TX_M1	--	--	FLEXBUS0_D2	DSMC_DATA10	PDM1_SDI0_M2	ETH0_TXCT1_M0	VO_EBC_SDC0C	VO_LCDC_D16	GP103_B3_d
PWM1_CH4_M3	--	--	UART9_RTSN_M1	--	--	FLEXBUS0_D1	DSMC_DATA9	SPDIF_RX1_M0	ETH0_TXD1_M0	VO_EBC_SDD0I5	VO_LCDC_D15	GP103_B4_d
PWM1_CH5_M3	--	--	UART9_CTSN_M1	--	--	FLEXBUS0_D0	DSMC_DATA8	SPDIF_TX1_M0	ETH0_TXD0_M0	VO_EBC_SDD0I4	VO_LCDC_D14	GP103_B5_d
PWM0_CH1_M3	--	SPI3_CSN0_M1	--	--	--	FLEXBUS0_CLK	DSMC_D0S1	--	ETH0_TXCLK_M0	VO_EBC_SDD0I3	VO_LCDC_D13	GP103_B6_d
--	T2C4_SDA_M3	UART3_CTSN_M1	UART2_RX_M2	FLEXBUS1_CSN_M0	--	FLEXBUS1_D10	DSMC_D0S0	SAI1_SDI0_M1	ETH0_PPSTRIG_M0	VO_EBC_SDD0I2	VO_LCDC_D12	GP103_B7_d
--	T2C4_SCL_M3	UART3_RTSN_M1	UART2_TX_M2	--	--	FLEXBUS1_D9	DSMC_DATA7	SAI1_SDI03_M1	ETH0_PPSCCLK_M0	VO_EBC_SDD0I1	VO_LCDC_D11	GP103_C8_d
CAN0_RX_M3	T2C5_SDA_M3	SPI2_MISO_M2	UART2_RX_M0	--	--	FLEXBUS1_D8	DSMC_DATA6	SAI1_SDI02_M1	ETH0_PTP_REFCLK_M0	VO_EBC_SDD0I0	VO_LCDC_D10	GP103_C1_d
PWM2_CH0_M3	T2C9_SCL_M3	SPI4_MISO_M1	UART11_RTSN_M0	--	--	FLEXBUS0_D9	DSMC_INT1	SAI2_SCLK_M2	ETH0_TXD3_M0	VO_EBC_SDO09	VO_LCDC_D9	GP103_C2_d
PWM2_CH1_M3	T2C9_SDA_M3	SPI4_MOSI_M1	UART11_CTSN_M0	FLEXBUS0_CSN_M2	--	FLEXBUS0_D10	DSMC_INT3	SAI2_LRCK_M2	ETH0_TXD2_M0	VO_EBC_SDO08	VO_LCDC_D8	GP103_C3_d
CAN0_TX_M3	T2C5_SCL_M3	SPI2_CSN0_M2	UART1_TX_M0	--	--	FLEXBUS0_D5	DSMC_DATA5	SAI1_SDI01_M1	--	VO_EBC_SDO07	VO_LCDC_D7	GP103_C4_d
PWM2_CH2_M3	--	SPI1_MISO_M2	UART8_RX_M0	--	--	FLEXBUS1_D6	DSMC_DATA4	SAI1_SDI00_M1	--	VO_EBC_SDO06	VO_LCDC_D6	GP103_C5_d
--	--	SPI1_MOSI_M2	UART8_TX_M0	--	--	FLEXBUS1_D5	DSMC_DATA3	SAI1_LRCK_M1	--	VO_EBC_SDO05	VO_LCDC_D5	GP103_C6_d
--	--	SPI1_CLK_M2	UART8_RTSN_M0	--	--	FLEXBUS1_D4	DSMC_DATA2	SAI1_SCLK_M1	--	VO_EBC_SDO04	VO_LCDC_D4	GP103_C7_d
PWM2_CH3_M3	T3C1_SDA_P0_M2	SPI1_CSN0_M2	UART8_CTSN_M0	--	--	FLEXBUS1_D3	DSMC_DATA1	SAI1_MCLK_M1	--	VO_EBC_SDO03	VO_LCDC_D3	GP103_D0_d
PWM2_CH4_M3	T3C1_SDA_M2	SPI4_CLK_M1	--	FLEXBUS1_CSN_M2	--	FLEXBUS0_D11	DSMC_CSN2	SAI2_MCLK_M2	ETH0_RXCLK_M0	VO_EBC_SDO2	VO_LCDC_D2	GP103_D1_d
PWM2_CH5_M3	T3C1_SCL_M2	SPI4_CSN1_M1	UART2_RTSN_M2	FLEXBUS0_CSN_M3	FLEXBUS1_D15_M0	FLEXBUS0_D12	DSMC_CSN3	SAI2_SDI2_M2	ETH0_RXD3_M0	VO_EBC_SDO01	VO_LCDC_D1	GP103_D2_d
--	--	--	UART2_CTSN_M2	--	--	FLEXBUS0_D1	DSMC_CSN0	SAI2_SDI0_M2	ETH0_RXD2_M0	VO_EBC_SDO00	VO_LCDC_D0	GP103_D3_d
PWM2_CH6_M3	T2C3_SCL_M2	SPI3_CLK_M1	UART8_RX_M0	--	--	FLEXBUS0_D7	DSMC_DATA0	SAI1_SDI1_M1	--	VO_EBC_SDI0E	VO_LCDC_DEN0	GP103_D4_d
--	T2C3_SDA_M2	SPI3_MISO_M1	UART8_TX_M0	--	--	FLEXBUS1_D0	DSMC_CLKP	SAI2_SDI2_M1	--	VO_EBC_SDI0C	VO_LCDC_VSYN0	GP103_D5_d
PWM2_CH6_M3	--	SPI3_MOSI_M1	UART5_CTSN_M0	--	--	FLEXBUS1_CLK	DSMC_CLKN	SAI1_SDI1_M1	--	VO_EBC_SDI0C	VO_LCDC_VSYN0	GP103_D6_d
PWM2_CH7_M3	--	SPI3_CSN1_M1	UART5_RTSN_M0	FLEXBUS1_CSN_M1	FLEXBUS1_D12_M0	FLEXBUS0_D15_M0	DSMC_RESETN	SAI4_SCLK_M1	CAN_CLK0_OUT_M0	VO_EBC_SDOE	VO_LCDC_CLK	GP103_D7_d
NIP1_TE_M2	T2C7_SCL_M2	SPI1_CSN1_M2	UART3_TX_M1	FLEXBUS1_CSN_M3	FLEXBUS1_D14_M0	FLEXBUS0_D13_M0	DSMC_INT0	SAI4_LRCK_M1	CAN_CLK1_OUT_M0	SPDIF_RX0_M1	--	GP104_A0_d
--	T2C7_SDA_M2	--	UART3_RX_M1	FLEXBUS0_CSN_M1	FLEXBUS1_D13_M0	FLEXBUS0_D14_M0	DSMC_INT2	SAI4_SDO_M1	CAN_CLK2_OUT_M0	SP		






Note:
Caps of between dashed red lines and U1 should be placed under the U1 package.
Other caps should be placed close to the U1 package


LPDDR4/4X




Note:
Sequence: VDD1-VDD2-VDDQ
VDD1: 1.70-1.95 1.70-1.95
VDD2: 1.06-1.17 1.06-1.17
VDDQ: 1.06-1.17 0.57-0.65



UFS_TX_D0P
UFS_TX_D0N
UFS_TX_D1P
UFS_TX_D1N
UFS_RX_D0P
UFS_RX_D0N
UFS_RX_D1P
UFS_RX_D1N
UFS_RSTn
UFS_REFCLK



Note:
The capacitance value of these capacitors depends on the selected UFS device






Note:
For particles above UFS4.0, Pin B13, and P6 need to refer to the particle datasheet for design

Supported Particles	VCCQ	VCCQ2	VCC	Default UFS device: UFS2.2
UFS2_0	1.2V	1.8V	3.3V	
UFS2_1	No Connect	1.8V	3.3V	
UFS2_2	No Connect	1.8V	3.3V	
UFS3_0	1.2V	No Connect	2.5V/3.3V	
UFS3_1	1.2V	No Connect	2.5V/3.3V	

Sequence: VCCQ2->VCCQ, VCC is independent



Note:

The power ball that is not used at the particle must be kept floating.



Note:

1. VCC_3V3_S0 is used to ensure the power supply timing of the UFS chip;
2. The resistance voltage division value needs to be designed based on the EN pin threshold of DCDC.

[illegible]

HOLE & MARKE

H1
HOLE_3R50X6R00

H2
HOLE_3R50X6R00

H3
HOLE_3R50X6R00

H4
HOLE_3R50X6R00

MARKE1
MARKE

MARKE2
MARKE

MARKE3
MARKE



MARKE4
MARKE

MARKE5
MARKE

MARKE6
MARKE


深圳和成科技有限公司
深圳市宝安西乡街道铁岗社区西乡大道新桥工业园二区1栋3楼

Title K20_21		Rev V0.1
Size Caption	Page Name 17.Power_DC IN	
Date Thursday, February 21, 2025 Sheet 17 of 30		



PMIC RK806S-5 BUCK

I2C1_SDA, NR_RK806S
 I2C1_SCL, NR_RK806S
 PMIC_PMR_CTRL1
 PMIC_PMR_CTRL2
 RESET_L
 PMIC_EXT_EN_OUT
 PMICON_L



Default: 0.61V

DOR Type	Voltage	Rv
LP00A/4X	0.61V	22K 1%
LP00B	0.75V	24K 1%






Default: 1.1V

DOR Type	Voltage	Rv
LP00A/4X	1.1V	120K 1%
LP00B	1.10V	118K 1%

Default: 1.8V



Default: 0.85V
Low frequency: 0.85V-->0.75V

IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!
 This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications.
 Operating Supply Voltage: 0.55V(0.25-0.6V)
 Peak Pulse Current: >18A (1us/20us)
 Surge Clamping Voltage: <0.5V
DO NOT DELETE IT!




PMIC RK806S-5 Management

Note:
 I2C Mode: CS(pin18) connected to VCCA(pin21);
 SPI Mode(Def): CS(pin18) Floating or connected to GND



Note:
 Reset Key Control Path
 TSADC_SHUT Control Path
 RK806S-5 Control Path

PMIC RK806S-5 LDO




Note: The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.
 If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re-evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Default: 1.8V
 Default: 1.8V
 Default: 1.2V
 Default: 3.0V
 Default: 3.3V


Default: 0.75V
 Default: 0.85V
 Default: 0.75V
 Default: 0.85V
 Default: 0.75V

I2C2_SCL_M0_CC_RTC
I2C2_SDA_M0_CC_RTC
RTC_INT_L
32KOUT_RTC2SOC
32KOUT_RTC2WIFI
PMIC_Pwr_CTRL2
PMIC_EXT_EN_OUT

VCC_2V0_PLD0_S3




VCC_1V1_NLD0_S3




VCCIO_1V8_S0

Note: Need quick output discharge




VCC_3V3_S0


Note: Need quick output discharge



RTC




Audio Power





VDD_LOGIC_MEM EXT(Optional for test)

WIFI/BT Power




CC




7bit address=0x22

```
VBUS of FUSB302BMPX: 4 to 21 TYP = 5V
VDD of FUSB302BMPX: 3 to 5.5 TYP = 3.3V
VCONN of FUSB302BMPX: 3 to 5.5
```





USB POWER



TYPEC


With Displayport Alternate Mode
This is also the firmware download interface




Note:

If common mode inductors are needed,
it is recommended to keep 2.2ohm in series
to improve the antistatic ability


Download power supply




USB_HOST




USB POWER





USB TP



USB HUB




USB Port




CODEC


ES7148



SPK




MIPI TO LVDS




Note:

1. GM8775C can use the MIPI clock as the reference clock. In this case, the 26M crystal oscillator can be removed, and this pin should be connected to the ground.
2. When using a master controller's MIPI clock as the reference clock, it is necessary to be in continuous mode (i.e. the transmission process will not switch to the LP state). If there is a MIPI frequency spreading function, it should also be turned off.


NFC PORT




LCD SWITCH



LVDS PORT




BACKLIGHT PORT



WIFI/BT Module-1T1R

Note:VBAT supply from 3.0V~4.8V,
400mA of current.




Note:
Yes: option circuit be mounted
No: option circuit not be mounted


Note:
VCCIO_SDIO voltage is 1.8V

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3	OPTION4	OPTION5
	a	b/g/n	ac	5GHz								
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.63V	Yes	Yes	No	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62-3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
RTL8189FTV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.63V	No	No	No	Yes	Yes
QCA9377 Module 8223A-SR	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	Yes	No
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	Yes	No


DP Panel






LCD POWER



BACKLIGHT PORT



15.6"LCD



Pin 100: GMACB9_TXD0_M0

Pin 101: GMACB9_RXD0_M0

Pin 102: GMACB9_TXD0_M0

Pin 103: GMACB9_RXD0_M0

Pin 104: GMACB9_TXCTL_M0

Pin 105: GMACB9_TXCLK_M0

Pin 106: GMACB9_RXD0_M0

Pin 107: GMACB9_RXD0_M0

Pin 108: GMACB9_RXCTL_M0


Pin 109: GMACB9_RXCLK_M0

Pin 110: ETH_CLK0_25M_OUT_M0


Pin 111: GMACB9_MD0_M0

Pin 112: GMACB9_MDIO_M0

Pin 113: GMACB9_RSTn_M0



Clock mode	R321	R305	R304
RK631A	Yes	No	Yes
YT8531C	Yes	No	Yes
JL2101B	No	Yes	No




RGMI Power Source	CFG_EXT	CFG_LD0[1:0]	PHY0_LED2
External 3.3V (default)	1'b1	2'b00	String 510R to GND
External 1.8V	1'b1	2'b10	String 510R to VCC3V3_PHY
Internal 1.8V	1'b0	2'b10	String 510R to VCC3V3_PHY

Pull-up to disable PLL @ ALDPS mode(Low power mode)






PHY0_RXD1/TXDLY

VDD10: BUY0



PHYRSTB is 3.3V IO





OD, pull up 3.3V
Connect to the GPIO in
SOC 3.3V power domain.

Close to PHY


PHY6_RXD06/RXDLY	R348	22R	R0402 ±5%	GMAC6_RXD06_M0	
PHY6_RXD11/TXDLY	R349	22R	R0402 ±5%	GMAC6_RXD11_M0	
PHY6_RXD2/PLLOFF	R350	22R	R0402 ±5%	GMAC6_RXD02_M0	
PHY6_RXD03/PHYAD0	R351	22R	R0402 ±5%	GMAC6_RXD03_M0	
PHY6_RXCLK/PHYAD1	R352	22R	R0402 ±5%	GMAC6_RXCLK_M0	C438, NC 50V C0402
PHY6_RXDV/PHYAD2	R353	22R	R0402 ±5%	GMAC6_RXCLK_M0	

HDMI 2.1 Support video output up to 4Kx2K@120Hz

Note:
Close to HDMI Connector




Note:
Close to HDMI Connector



Default

Option:

When only supporting HDMI 2.0 mode, this simplified circuit can be used.



Note:


The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:

The controller only support AC coupled link.
In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.

Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.


HDMI TX DDC




HDMI TX ARC




HDMI TX HPD




HDMI TX CEC



Cj<=0.2pF





UART DEBUG



UART0_TX_M0_DEBUG

UART0_RX_M0_DEBUG

POWER KEY




DCDC_PWRON

PWRON_L

PWRON_LED_EN

RECOVERY KEY





SARADC_VIN1_KEY/RECOVERY

Gyroscope + G-sensor

I2C6_SCL_M3_TP

I2C6_SDA_M3_TP

GSENSOR_INT_L



和成东		深圳和成东科技有限公司	
Title		K20_21	
Size	A4	Page Name	28.Debug/KEY/Recovery/G-sensor
Date:	Wednesday, February 26, 2025	Sheet	28 of 30
Rev		V0.1	

eMMC FLASH


emmc_d0<<>>
emmc_d1<<>>
emmc_d2<<>>
emmc_d3<<>>
emmc_d4<<>>
emmc_d5<<>>
emmc_d6<<>>
emmc_d7<<>>

emmc_cmd<<>>


emmc_clkout<<>>

emmc_data_strobe<<>>




emmc_rstn<<>>



NFC Module



TestPoint



APPROVALS		DATE	K320-NFC-V01			
DRAWN	Luyang	2025/02/25				
CHECKED						
ISSUED			VER	V01	SHEET	1/1