
























54	3	21








































D




C

B

A







- NOTES:
- 1) FOR REF CLK = 48MHz: CLK_SEL[1] = 0, CLK_SEL[0] = 0
 - 2) FOR REF CLK = 76.8MHz: CLK_SEL[1] = 0, CLK_SEL[0] = 1 (DEFAULT)
 - 3) FOR REF CLK = 96MHz: CLK_SEL[1] = 1, CLK_SEL[0] = 0
 - 4) FOR REF CLK = 38.4MHz: CLK_SEL[1] = 1, CLK_SEL[0] = 1

