



# **DUSTY**

User's Guide

Model 1: PCB Ant.

Model 2: U.FL Conn.

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by IOTEAM S.r.l. without notice.

Doc: DUSTY User's Guide, Rev 1.4 1 of 19



# **Outline**

| 1.                       | INT  | FRODUCTION   | 4           |
|--------------------------|--|--|-------------|
|                          | 1.1.   | Description  | 4           |
| 2.                       | SYS  | STEM OVERVIEW  | 5           |
|                          | 2.1.<br>2.2.<br>2.3.<br>2.4.<br>2.5.<br>2.6. | SMARTMESH IP™ TECHNOLOGY OVERVIEW  DUSTY IN A SMARTMESH IP™ NETWORK  SMARTMESH IP™ FEATURES  LTC5800-IPM - SMARTMESH IP™ WIRELESS 802.15.4E SYSTEM-ON-CHIP  BLOCK DIAGRAM  MODULE SPECIFICATIONS | 6<br>6<br>6 |
| 3.                       | СО   | DNNECTORS  | g           |
| 4.                       | US   | AGE  | 12          |
|                          | 4.1.   | Power supply   | 12          |
| 5.                       | во   | OARD LAYOUT  | 13          |
|                          | 5.1.   | DUSTY PCB-ANT MOUNTING SUGGESTION  | 14          |
| 6.                       | FIR  | RMWARE UPLOAD  |             |
| 7.                       |  | PFTWARE DEVELOPMENT  |             |
| 8.                       |  | FERENCES AND USEFUL LINKS  |             |
|                          | 8.1.<br>8.2.<br>8.3.                         | DATA SHEETS AND DOCUMENTS  | 17<br>17    |
| 9.                       | FC   | C STATEMENT:   | 18          |
|                          | 9.1.<br>9.2.                                 | RF RADIATION EXPOSURE STATEMENT: FCC INFORMATION TO OEM INTEGRATOR.  |             |
| 10.                      |  | CERTIFICATION  | 19          |
|                          |  | strations  |             |
| IM/<br>IM/<br>IM/<br>IM/ | AGE 2<br>AGE 3<br>AGE 4<br>AGE 5<br>AGE 6    | MESH NETWORK.  LTC 5800 IPM.  DUSTY BLOCK DIAGRAM.  DUSTY PINOUT TOP VIEW.  DUSTY DIMENSIONS.  DUSTY MOUNTING SAMPLE.  REQUIRED TOOLS TO UPLOAD FIRMWARE   |             |
| Та                       |  | les PINOUT DESCRIPTION   |             |



## **Revisions**

| REVISION | DATE       | DESCRIPTION    | STATUS | AUTHOR         | REVISER |
|----------|------------|----------------|--------|----------------|---------|
| Ver. 1.0 | 31/01/2017 | First release  | Final  | info@ioteam.it |         |
| Ver. 1.1 | 04/07/2017 | FCC            | Final  | info@ioteam.it | SB      |
| Ver. 1.4 | 13/07/2017 | Certificazioni | Final  | info@ioteam.it |         |

# **Disclaimer**

All rights strictly reserved. Reproduction in any form is not permitted without written authorization from IOTEAM s.r.l.

| IOTEAM s.r.l.           | info@ioteam.it |
|-------------------------|----------------|
| Via Colzani 48 20831    | www.ioteam.it  |
| Seregno (Monza Brianza) |                |

Doc: DUSTY User's Guide, Rev 1.4 3 of 19



## 1. Introduction

#### 1.1. **Description**

This document describes the Dusty module. Dusty is a SmartMesh IP™ PCBA product incorporating the LTC5800-IPM SoC running Dust's embedded SmartMesh IP™™ networking software. The Dusty module comes complete with an onboard PCB antenna or U.FL antenna connector, crystals and modular RF certifications.

#### The Dusty module is produced in two flavors:

- **Dusty PCB-Ant (On board PCB Antenna)**
- **Dusty U.LF Ant Conn (On board U.LF antenna connector)**

#### Main features

- PCBA module with PCB antenna or U.FL connector
- Integrated 2.4 GHz, IEEE 802.15.4e System-on-Chip, complete with Embedded SmartMesh Networking Software
- >99.999% Network Reliability in the Most Challenging RF Environments > Sub 50µA Routing Nodes
- Serves as either a Wireless Mote, Embedded Manager, or Access Point Mote in a SmartMesh IP™ network depending on the loaded firmware

Doc: DUSTY User's Guide, Rev 1.4 4 of 19



# 2. System overview

## 2.1. SmartMesh IP™ Technology overview




Image 1 Mesh network

A SmartMesh IP™ network consists of a highly scalable self-forming multi-hop mesh of wireless nodes, known as motes, and an Access Point mote that connects the motes to the Network Manager, monitoring and managing network performance and security, and acting as a bridge between the host application and the wireless network. Motes are capable of two way communication and they collect and relay data.

# 2.2. Dusty in a SmartMesh IP™ network

With SmartMesh  $IP^{TM}$  time-synchronized networks, all motes in the network may route, source or terminate data, while providing many years of battery powered operation. SmartMesh  $IP^{TM}$  is a highly flexible network with proven reliability and low power performance in an easy-to-integrate platform.

The Dusty's behavior in a SmartMesh IP™ network is determined by the choice of SmartMesh IP™ network software loaded: Wireless Mote, Embedded Manager, or Access Point Mote.

The SmartMesh IP™ software provided with the Dusty is fully tested and validated, and is readily configured via a software Application Programming Interface.

For more information on SmartMesh IP™TM visit the following site:

http://www.linear.com/products/smartmesh\_ip

Doc: DUSTY User's Guide, Rev 1.4 5 of 19



#### 2.3. SmartMesh IP™ Features

#### **Ultra low-power network**

The network can run on batteries, energy harvesting, or line power

#### High network reliability

>99.999% network reliability even in harsh RF environments

#### IPv6 addressability

Combines 6LoWPAN with IEEE 802.15.4e

#### **Comprehensive security management**

Allows you to configure NIST-certified AES-128 based security to meet your requirements

#### Flexible configuration

Network parameters can be selected to match specific system requirements (power / latency / bandwidth)

#### Fully tested network stack and manager software

Application programming interfaces are used to communicate with and to configure the product - no user networking code necessary.

# 2.4. LTC5800-IPM - SmartMesh IP™ Wireless 802.15.4e System-on-Chip


The Dusty module is based on Linear Technology Corp.'s LTC5800-IPM SmartMesh IP™ Wireless 802.15.4e System-on-Chip.

The LTC5800-IPM provides a highly integrated, low power radio design as well as an ARM Cortex-M3 32-bit microprocessor running SmartMesh  $IP^{\text{TM}}$  embedded networking software.

For more information on LTC5800-IPM visit the following site: http://www.linear.com/product/LTC5800-IPM

Doc: DUSTY User's Guide, Rev 1.4 6 of 19





Doc: DUSTY User's Guide, Rev 1.4



# 2.5. Block diagram

An overview of the functions of the DUSTY module is shown in the figure below:




Image 3 Dusty Block diagram

# 2.6. Module Specifications

For a more detailed specification refer to the original LTC5800 datasheet: <u>SmartMesh IP Node 2.4GHz 802.15.4e Wireless Mote-on-Chip</u> http://cds.linear.com/docs/en/datasheet/5800ipmfa.pdf

Doc: DUSTY User's Guide, Rev 1.4 8 of 19



## 3. Connectors

The following picture shows the Dusty module pinout. The module is seen from the top (top view) but the two Power Supply pads are on the bottom side of the module. The pins and the pads position is the same for both module types.




Image 4 Dusty pinout TOP View

Doc: DUSTY User's Guide, Rev 1.4 9 of 19



The signals of the pins depend on the firmware loaded on the module.

| Dusty Pin SoC Pin |    | I/O                     | Pull                            | Description       |
|-------------------|----|-------------------------|---------------------------------|-------------------|
|                   |    | LTC5800-IPR             | LTC5800-IPM                     | LTC5800-IPA       |
|                   |    | Embedded Manager        | Moto on chip                    | Access Point Mote |
| 1                 | 15 | AI_0                    | AI_0                            | RESERVED          |
| 2                 | 16 | Al_1                    | AI_1                            | RESERVED          |
| 3                 | 17 | AI_3                    | AI_3                            | RESERVED          |
| 4                 | 18 | Al_2                    | Al_2                            | RESERVED          |
| 5                 | 22 | RESETn                  | RESETn                          | RESETn            |
| 6                 | 23 | TDI                     | TDI                             | TDI               |
| 7                 | 24 | TDO                     | TDO                             | TDO               |
| 8                 | 25 | TMS                     | TMS                             | TMS               |
| 9                 | 26 | TCK                     | TCK                             | TCK               |
| 10                | 27 | DP4                     | DP4 / GPIO23 / TIMER8_EXT       | DP4               |
| 11                | 33 | DP3                     | DP3 / GPIO22 / TIMER8_EXT       | RESERVED          |
| 12                | 34 | DP2                     | DP2/ GPIO21 / LPTIMER_EXT       | RESERVED          |
| 13                | 35 | SLEEPN                  | SLEEPn / GPIO14                 | RESERVED          |
| 14                | 36 | DP0                     | DP0 / GPIO0 / SPIM_SS_2n        | RESERVED          |
| 15                | 37 | UARTC0_TX / EB_IO_LE0   | UARTCO_TX                       | UARTC0_TX         |
| 16                | 38 | UARTC0_RX / EB_DATA_1   | UARTC0_RX                       | UARTC0_TX         |
| 17                | 39 | SPIM_MISO               | SPIM_MISO / GPIO11              | SPIM_MISO         |
| 18                | 40 | IPCS_MISO               | IPCS_MISO / TIMER16_OUT / GPIO6 | IPCS_MISO         |
| 19                | 41 | SPIM_MOSI               | SPIM_MOSI / GPIO10              | SPIM_MOSI         |
| 20                | 42 | IPCS_MOSI               | IPCS_MOSI / TIMER16_EXT / GPIO5 | IPCS_MOSI         |
| 21                | 43 | SPIM_SCK                | SPIM_SCK / GPIO9                | SPIM_SCK          |
| 22                | 44 | IPCS_SCK                | IPCS_SCK / TIMER8_EXT / GPIO4   | IPCS_SCK          |
| 23                | 45 | IPCS_SSn                | IPCS_Ssn / LPTIMER_EXT / GPIO3  | IPCS_SSn          |
| 24                | 46 | SPIM_SS_1n              | SPIM_SS_1n / GPIO13             | SPIM_SS_1n        |
| 25                | 47 | SPIM_SS_0n              | SPIM_SS_0n / GPIO12             | SPIM_SS_0n        |
| 26                | 48 | DP1                     | DP1 / GPIO20 / TIMER16_EXT      | RESERVED          |
| 27                | 49 | PWM0                    | PWM0 / TIMER16_OUT / GPIO16     | PWM0              |
| 28                | 50 | UARTC1_TX               | SPIS_MISO / UARTC1_TX / 1_WIRE  | RESERVED          |
| 29                | 51 | UARTC1_RX               | SPIS_MOSI / UARTC1_RX / GPIO26  | RESERVED          |
| 30                | 52 | EB_IO_WEn               | SPIS_SCK / SCL                  | RESERVED          |
| 31                | 53 | EB_IO_OEn               | SPIS_Ssn / SDA                  | RESERVED          |
| 32                | 55 | FLASH_P_Enn / EB_IO_LE1 | FLASH_P_ENn                     | FLASH_P_ENn       |
| 33                | 66 | UART_RX_RTSn            | UART_RX_RTSn                    | RESERVED          |
| 34                | 67 | UART_RX_CTSn            | UART_RX_CTSn                    | RESERVED          |
| 35                | 68 | UART_RX                 | UART_RX                         | UART_RX           |
| 36                | 69 | UART_TX_RTSn            | UART_TX_RTSn                    | RESERVED          |
| 37                | 70 | UART_TX_CTSn            | UART_TX_CTSn                    | RESERVED          |
| 38                | 71 | UART_TX                 | UART_TX                         | UART_TX           |
| 39                | 72 | TIMEn                   | TIMEn                           | TIMEn             |
| 40                | 1  | RADIO_INHIBIT           | RADIO_INHIBIT                   | RESERVED          |
| 41                | 11 | LNA_EN                  | LNA_EN / GPIO17                 | LNA_EN            |
| 42                | 13 | RADIO_TXn               | RADIO_Txn / GPIO19              | RADIO_TXn         |
| 43                | 12 | RADIO_TX                | RADIO_TX / GPIO18               | RADIO_TX          |
| 44                | EP | GND                     | GND                             | GND               |
| 45                | 65 | VSUPPLY                 | VSUPPLY                         | VSUPPLY           |
| . •               |    | : = = · · = ·           | : = =: · = ·                    |                   |

Table 1 Pinout Description

Doc: DUSTY User's Guide, Rev 1.4 10 of 19

| Name          | I/O      | Pull | Description  |
|---------------|----------|------|--|
|               | -        |      | •  |
| Al_n<br>DPn   | I/O      |      | Analog Input n   |
| TDI           | 1/0      | UP   | General Purpose Digital I/O n                                      |
|               | !        | _    | JTAG Test Data In  |
| TDO           | !        | -    | JTAG Test Data Out   |
| TMS           | !        | UP   | JTAG Test Mode Select  |
| TCK           | -        |      | JTAG Test Clock  |
| UARTCn_TX     | 0        |      | CLI UART n Transmit  |
| UARTCn_RX     | l<br>I   |      | CLI UART n Receive   |
| SPIM_MISO     | -        |      | SPI Master (MISO) Master In Slave Out Port                         |
| SPIM_MOSI     | 0        |      | SPI Master (MOSI) Master Out Slave In Port                         |
| SPIM_SCK      | 0        |      | SPI Master (SCK) Serial Clock Port                                 |
| SPIM_SS_1n    | 0        |      | SPI Master Slave Select 1, Active Low                              |
| SPIM_SS_0n    | 0 -      | -    | SPI Master Slave Select 0, Active Low                              |
| RESETN        | !        |      | Reset Input, Active Low  |
| SLEEPN        | I        |      | Deep Sleep, Active Low   |
| IPCS_MISO     | 0        |      | SPI Flash Emulation (MISO) Master In Slave Out Port                |
| IPCS_MOSI     | !        | -    | SPI Flash Emulation (MOSI) Master Out Slave In Port                |
| IPCS_SCK      | !        | -    | SPI Flash Emulation (SCK) Serial Clock Port                        |
| IPCS_SSN      | l        | -    | SPI Flash Emulation Slave Select, Active Low                       |
| SPIS_MISO     | 0        | -    | SPI Slave (MISO) Master In Slave Out Port                          |
| SPIS_MOSI     | !        | -    | SPI Slave (MOSI) Master Out Slave In Port                          |
| SPIS_SCK      | l<br>·   | -    | SPI Slave (SCK) Serial Clock Port                                  |
| SPIS_SSN      | <u> </u> | -    | SPI Slave Select, Active Low                                       |
| UART_RX       | l        |      | UART Receive   |
| UART_TX       | 0        |      | UART Transmit  |
| UART_TX_RTSn  | 0        |      | UART Transmit (RTS) Request to Send, Active Low                    |
| UART_TX_CTSn  | <u> </u> |      | UART Transmit (CTS) Clear to Send, Active Low                      |
| UART_RX_RTSn  | <u> </u> |      | UART Receive (RTS) Request to Send, Active Low                     |
| UART_RX_CTSn  | 0        |      | UART Receive (CTS) Clear to Send, Active Low                       |
| FLASH_P_ENn   | ı        | UP   | Flash Program Enable, Active Low                                   |
|               | I/O      | -    | External Bus Data Bit n  |
|               | 0        | -    | External Bus I/O Latch Enable 0 for External Address Bits A[25:18] |
|               | 0        |      | External Bus I/O Latch Enable 1 for External Address Bits A[17:10] |
|               | 0        | -    | External Bus I/O Latch Enable 2 for External Address Bits A[9:2]   |
|               | 0        | -    | External Bus Address Bit x (0 or 1)                                |
| EB_IO_CS0n    | _        |      | External Bus Chip Select 0   |
|               | 0        |      | External Bus Write Enable Strobe                                   |
| EB_IO_OEn     | 0        |      | External Bus Output Enable Strobe                                  |
|               | I/O      | -    | General Purpose Input Output n                                     |
|               | 0        | -    | Pulse Width Modulator 0  |
| TIMER8_EXT    |          | -    | External Input to 8-Bit Timer/Counter                              |
|               | 0        |      | 8-Bit Timer/Counter Match Output                                   |
| TIMER16_EXT   | <u> </u> | -    | External Input to 16-Bit Timer/Counter                             |
|               | 0        | -    | 16-Bit Timer/Counter Match Output/PWM Output                       |
|               | I/O      | -    | 1 Wire Master  |
| LPTIMER_EXT   | ı        | -    | External Input to Low Power Timer/Counter                          |
| TIMEn         | I        | -    | Time Capture Request, Active Low                                   |
| RADIO_INHIBIT | I        |      | Radio Inhibit  |
| LNA_EN        | 0        |      | External LNA Enable  |
| RADIO_TXN     | 0        |      | Radio TX Active (External PA Enable/Switch Control), Active Low    |
| RADIO_TX      | 0        | -    | Radio TX Active (External PA Enable/Switch Control)                |

Table 2 Signal short Description

Doc: DUSTY User's Guide, Rev 1.4 11 of 19



# 4. Usage

This chapter describes how to connect, configure and interact with the Dusty module.

## 4.1. Power supply

Dusty is powered from a single pin, VSUPPLY, which powers the I/O cells and is also used to generate internal supplies. Eterna®'s two on-chip DC/DC converters minimize energy consumption while the device is awake. To conserve power the DC/DC converters are disabled when the device is in low-power state. Integrated power supply conditioning, including the two integrated DC/DC converters and three integrated low-dropout regulators, provides excellent rejection of supply noise. Eterna®'s operating supply voltage range is high enough to support direct connection to lithium-thionyl chloride (Li-SOCl2) sources and wide enough to support battery operation over a broad temperature range.

Doc: DUSTY User's Guide, Rev 1.4 12 of 19



# 5. Board layout

The following picture shows the dimensions of the two Dusty types: Dusty PCB-Ant (integrated PCB Antenna) and Dusty U.FL Ant Conn (integrated U.FL antenna connector)




Image 5 Dusty dimensions

Doc: DUSTY User's Guide, Rev 1.4 13 of 19



# 5.1. Dusty PCB-Ant mounting suggestion

The Dusty PCB-Ant provides an integrated PCB Antenna, therefore it is really important that the module is mounted on the hosting board in the proper way. No other components should be mounted around the antenna.

The following picture provides an example of how the module should be mounted on a hosting board.

Note how the antenna juts out of the hosting board.



Image 6 Dusty mounting sample

Doc: DUSTY User's Guide, Rev 1.4 14 of 19



# 6. Firmware Upload

Dusty's behavior in a SmartMesh IP™ network is determined by the choice of SmartMesh IP™ network Firmware loaded:

- Wireless Mote
- Emanager
- Access Point Mote.

By default Dusty will have the Wireless Mote firmware preloaded with some predefined characteristics.

If the user wants to change the firmware or change some parameters it is necessary to upload the firmware. The firmware can be downloaded from: <a href="https://www.linear.com/mylinear/login.php">https://www.linear.com/mylinear/login.php</a>

In order to download the firmware, the customer must sign in and ask the local sales team the firmware. They'll post the file to be downloaded from the Mylinear web site and uploaded to Dusty.

The firmware upload requires the following tools:

- Firmware to be uploaded
- Eterna® DC9010 Serial Programmer
- Dusty connector used to connect the module to the Eterna® Serial Programmer
- PC running Windows and USB 2.0 or USB 3.02 port
- ESP software (downloadable from <u>http://www.linear.com/dust\_programmer</u>)




Image 7 Required tools to upload firmware

Doc: DUSTY User's Guide, Rev 1.4 15 of 19

|        | Document             |
|--------|----------------------|
| IOTEAM | DUSTY - User's Guide |

For the detailed procedure and more detailed information see the following document: <a href="http://www.linear.com/docs/en/software-and-simulation/Eterna">http://www.linear.com/docs/en/software-and-simulation/Eterna</a> Serial Programmer Guide.pdf

# 7. Software Development

The ARM Cortex-M3 32-bit microprocessor, inside the LTC $^{\$}$ 5800-IPM SoC, normally runs the provided SmartMesh IP $^{\texttt{TM}}$  network software, but it can be customized and allows the user to develop their own software and add functionality to the module.

The On-Chip Software Development Kit (OCSDK) allows you to write applications directly on the LTC5800-IP SoC on top of the SmartMesh  $IP^{TM}$  network protocol stack.

The SmartMesh  $IP^{TM}$  stack and the device drivers are provided as pre-compiled libraries. Your mote application links against them, and can then be loaded into the Dusty board.

In order to develop a custom firmware to be uploaded to the Dusty module, the following tools are necessary:

- A Windows PC
- IAR Embedded Workbench for ARM. Note that the kickstart addition will not work with the OCSDK
- On-Chip Software Development Kit (OCSDK) downloadable from Github (https://github.com/dustcloud/onchipsdk)
- Library files from Linear to be copied into the OCSDK
- Python installed on the PC
- Programming and debugging tools (optional)

All the details and instructions about the development of custom firmware for the LTC5800-IPM SoC embedded in the Dusty module may be found at the following link: <a href="https://dustcloud.atlassian.net/wiki/display/OCSDK/">https://dustcloud.atlassian.net/wiki/display/OCSDK/</a>

Doc: DUSTY User's Guide, Rev 1.4 16 of 19



# 8. References and Useful Links

#### 8.1. Data sheets and documents

- <a href="http://www.linear.com/products/smartmesh">http://www.linear.com/products/smartmesh</a> ip
- http://www.linear.com/product/LTC5800-IPM
- <a href="http://cds.linear.com/docs/en/datasheet/5800ipmfa.pdf">http://cds.linear.com/docs/en/datasheet/5800ipmfa.pdf</a> (Mote on chip)
- <a href="http://cds.linear.com/docs/en/datasheet/5800ipaf.pdf">http://cds.linear.com/docs/en/datasheet/5800ipaf.pdf</a> (Access Point Mote)
- <a href="http://cds.linear.com/docs/en/datasheet/5800iprfa.pdf">http://cds.linear.com/docs/en/datasheet/5800iprfa.pdf</a> (Embedded Manager on chip)

#### 8.2. Tools

- http://cds.linear.com/docs/en/software-andsimulation/Eterna Serial Programmer Guide.pdf
- https://dustcloud.atlassian.net/wiki/display/OCSDK/
- https://www.iar.com/iar-embedded-workbench/arm/

#### 8.3. Web Sites

- IoTeam www.ioteam.it
- <u>Linear Technology www.linear.com</u>



#### 9. FCC Statement:

This equipment has been tested and found to comply with the limits for Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications.

However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

Reorient or relocate the receiving antenna.

Increase the separation between the equipment and receiver.

Connect the equipment to an outlet on a circuit different from that to which the receiver is connected.

This device complies with part 15 of the FCC rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Note: Modifications to this product will void the user's authority to operate this equipment.

## 9.1. RF Radiation Exposure Statement:

- 1. This Transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.
- 2. This equipment complies with FCC RF radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum distance of 20 centimeters between the radiator and your body.

Doc: DUSTY User's Guide, Rev 1.4 18 of 19



# 9.2. FCC Information to OEM integrator

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module in the user manual of the end product.

The user manual which is provided by OEM integrators for end users must include the following information in a prominent location.

- To comply with FCC RF exposure compliance requirements, the antenna used for this transmitter must be installed to provide a separation distance of at least 20 cm from all persons and must not be co-located or operating in conjunction with any other antenna or transmitter, except in accordance with FCC multi-transmitter product procedures.
- 2. Only those antennas with same type and lesser gain filed under this FCC ID number can be used with this device.
- 3. The regulatory label on the final system must include the statement: "Contains FCC ID: 2AL5T DUSTY" or using electronic labeling method as documented in KDB 784748.
- 4. The final system integrator must ensure there is no instruction provided in the user manual or customer documentation indicating how to install or remove the transmitter module except such device has implemented two-ways authentication between module and the host system.

## 10. Certifications

ETSI EN 301 489-1 V2.1.1 (Europe)

ETSI EN 301 489-17 V3.1.1 (Europe)

EN 61000-3-2:2014 (Europe)

EN 61000-3-3:2013 (Europe)

ETSI EN 300 328 V2.1.1 (Europe)

FCC CFR47 Part 15 (/US)

RoHS 2011/65/EU

Doc: DUSTY User's Guide, Rev 1.4 19 of 19