

**Table 33.15 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mode)**

| PCLK<br>(MHz) | SEMR Settings |             |   |   | Maximum Bit Rate<br>(bps) | PCLK<br>(MHz) | SEMR Settings |             |   |   | Maximum Bit Rate<br>(bps) |
|---------------|---------------|-------------|---|---|---------------------------|---------------|---------------|-------------|---|---|---------------------------|
|               | BGDM<br>Bit   | ABCS<br>Bit | n | N |                           |               | BGDM<br>Bit   | ABCS<br>Bit | n | N |                           |
| 8             | 0             | 0           | 0 | 0 | 250000                    | 17.2032       | 0             | 0           | 0 | 0 | 537600                    |
|               |               | 1           | 0 | 0 | 500000                    |               |               | 1           | 0 | 0 | 1075200                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1000000                   |               |               | 1           | 0 | 0 | 2150400                   |
| 9.8304        | 0             | 0           | 0 | 0 | 307200                    | 18            | 0             | 0           | 0 | 0 | 562500                    |
|               |               | 1           | 0 | 0 | 614400                    |               |               | 1           | 0 | 0 | 1125000                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1228800                   |               |               | 1           | 0 | 0 | 2250000                   |
| 10            | 0             | 0           | 0 | 0 | 312500                    | 19.6608       | 0             | 0           | 0 | 0 | 614400                    |
|               |               | 1           | 0 | 0 | 625000                    |               |               | 1           | 0 | 0 | 1228800                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1250000                   |               |               | 1           | 0 | 0 | 2457600                   |
| 12            | 0             | 0           | 0 | 0 | 375000                    | 20            | 0             | 0           | 0 | 0 | 625000                    |
|               |               | 1           | 0 | 0 | 750000                    |               |               | 1           | 0 | 0 | 1250000                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1500000                   |               |               | 1           | 0 | 0 | 2500000                   |
| 12.288        | 0             | 0           | 0 | 0 | 384000                    | 25            | 0             | 0           | 0 | 0 | 781250                    |
|               |               | 1           | 0 | 0 | 768000                    |               |               | 1           | 0 | 0 | 1562500                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1536000                   |               |               | 1           | 0 | 0 | 3125000                   |
| 14            | 0             | 0           | 0 | 0 | 437500                    | 30            | 0             | 0           | 0 | 0 | 937500                    |
|               |               | 1           | 0 | 0 | 875000                    |               |               | 1           | 0 | 0 | 1875000                   |
|               | 1             | 0           | 0 | 0 |                           |               | 1             | 0           | 0 | 0 |                           |
|               |               | 1           | 0 | 0 | 1750000                   |               |               | 1           | 0 | 0 | 3750000                   |
| 16            | 0             | 0           | 0 | 0 | 500000                    |               |               |             |   |   |                           |
|               |               | 1           | 0 | 0 | 1000000                   |               |               |             |   |   |                           |
|               | 1             | 0           | 0 | 0 |                           |               |               |             |   |   |                           |
|               |               | 1           | 0 | 0 | 2000000                   |               |               |             |   |   |                           |

**Table 33.16 Maximum Bit Rate with External Clock Input (Asynchronous Mode)**

| PCLK (MHz) | External Input Clock (MHz) | Maximum Bit Rate (bps) |                   |
|------------|----------------------------|------------------------|-------------------|
|            |                            | SEMR.ABCS Bit = 0      | SEMR.ABCS Bit = 1 |
| 8          | 2.0000                     | 125000                 | 250000            |
| 9.8304     | 2.4576                     | 153600                 | 307200            |
| 10         | 2.5000                     | 156250                 | 312500            |
| 12         | 3.0000                     | 187500                 | 375000            |
| 12.288     | 3.0720                     | 192000                 | 384000            |
| 14         | 3.5000                     | 218750                 | 437500            |
| 16         | 4.0000                     | 250000                 | 500000            |
| 17.2032    | 4.3008                     | 268800                 | 537600            |
| 18         | 4.5000                     | 281250                 | 562500            |
| 19.6608    | 4.9152                     | 307200                 | 614400            |
| 20         | 5.0000                     | 312500                 | 625000            |
| 25         | 6.2500                     | 390625                 | 781250            |
| 30         | 7.5000                     | 468750                 | 937500            |

**Table 33.17 Maximum Bit Rate with TMR Clock Input (Asynchronous Mode)**

| PCLK (MHz) | TMR Clock (MHz) | Maximum Bit Rate (bps) |                   |
|------------|-----------------|------------------------|-------------------|
|            |                 | SEMR.ABCS Bit = 0      | SEMR.ABCS Bit = 1 |
| 8          | 4               | 250000                 | 500000            |
| 9.8304     | 4.9152          | 307200                 | 614400            |
| 10         | 5               | 312500                 | 625000            |
| 12         | 6               | 375000                 | 750000            |
| 12.288     | 6.144           | 384000                 | 768000            |
| 14         | 7               | 437500                 | 875000            |
| 16         | 8               | 500000                 | 1000000           |
| 17.2032    | 8.6016          | 537600                 | 1075200           |
| 18         | 9               | 562500                 | 1125000           |
| 19.6608    | 9.8304          | 614400                 | 1228800           |
| 20         | 10              | 625000                 | 1250000           |
| 25         | 12.5            | 781250                 | 1562500           |
| 30         | 15              | 937500                 | 1875000           |

**Table 33.18 BRR Settings for Various Bit Rates (Clock Synchronous Mode, Simple SPI Mode)**

| Bit Rate (bps) | Operating Frequency PCLK (MHz) |     |    |     |    |     |    |     |    |     |    |     |
|----------------|--------------------------------|-----|----|-----|----|-----|----|-----|----|-----|----|-----|
|                | 8                              |     | 10 |     | 16 |     | 20 |     | 25 |     | 30 |     |
|                | n                              | N   | n  | N   | n  | N   | n  | N   | n  | N   | n  | N   |
| 110            |                                |     |    |     |    |     |    |     |    |     |    |     |
| 250            | 3                              | 124 | 3  | 155 | 3  | 249 |    |     |    |     |    |     |
| 500            | 2                              | 249 | 3  | 77  | 3  | 124 | 3  | 155 | 3  | 194 | 3  | 233 |
| 1 k            | 2                              | 124 | 2  | 155 | 2  | 249 | 3  | 77  | 3  | 97  | 3  | 116 |
| 2.5 k          | 1                              | 199 | 1  | 249 | 2  | 99  | 2  | 124 | 2  | 155 | 2  | 187 |
| 5 k            | 1                              | 99  | 1  | 124 | 1  | 199 | 1  | 249 | 2  | 77  | 2  | 93  |
| 10 k           | 0                              | 199 | 0  | 249 | 1  | 99  | 1  | 124 | 1  | 155 | 1  | 187 |
| 25 k           | 0                              | 79  | 0  | 99  | 0  | 159 | 0  | 199 | 0  | 249 | 1  | 74  |
| 50 k           | 0                              | 39  | 0  | 49  | 0  | 79  | 0  | 99  | 0  | 124 | 0  | 149 |
| 100 k          | 0                              | 19  | 0  | 24  | 0  | 39  | 0  | 49  | 0  | 62  | 0  | 74  |
| 250 k          | 0                              | 7   | 0  | 9   | 0  | 15  | 0  | 19  | 0  | 24  | 0  | 29  |
| 500 k          | 0                              | 3   | 0  | 4   | 0  | 7   | 0  | 9   | —  | —   | 0  | 14  |
| 1 M            | 0                              | 1   |    |     | 0  | 3   | 0  | 4   | —  | —   |    |     |
| 2 M            | 0                              | 0*1 |    |     | 0  | 1   |    |     | —  | —   |    |     |
| 2.5 M          |                                |     | 0  | 0*1 |    |     | 0  | 1   |    |     | 0  | 2   |
| 4 M            |                                |     |    |     | 0  | 0*1 |    |     |    |     |    |     |
| 5 M            |                                |     |    |     |    |     | 0  | 0*1 |    |     |    |     |
| 6.25 M         |                                |     |    |     |    |     |    |     | 0  | 0*1 |    |     |
| 7.5 M          |                                |     |    |     |    |     |    |     |    |     | 0  | 0*1 |

Blank cell: Cannot be set since the bit rate error exceeds 5%.

—: Can be set, but a bit rate error of 1 to 5% will occur.

Note 1. Continuous transmission or reception is not possible. After transmitting/receiving one frame of data, there is an interval of a 1-bit period before starting transmitting/receiving the next frame of data. The output of the synchronization clock is stopped for a 1-bit period. For this reason, it takes 9 bits worth of time to transfer one frame (8 bits) of data, and the average transfer rate is 8/9 times the bit rate.

**Table 33.19 Maximum Bit Rate with External Clock Input (Clock Synchronous Mode, Simple SPI Mode)**

| PCLK (MHz) | External Input Clock (MHz) | Maximum Bit Rate (Mbps) |
|------------|----------------------------|-------------------------|
| 8          | 1.3333                     | 1.3333                  |
| 10         | 1.6667                     | 1.6667                  |
| 12         | 2.0000                     | 2.0000                  |
| 14         | 2.3333                     | 2.3333                  |
| 16         | 2.6667                     | 2.6667                  |
| 18         | 3.0000                     | 3.0000                  |
| 20         | 3.3333                     | 3.3333                  |
| 25         | 4.1667                     | 4.1667                  |
| 30         | 5.0000                     | 5.0000                  |

**Table 33.20 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)**

| Bit Rate (bps) | PCLK (MHz) | n | N | Error (%) |
|----------------|------------|---|---|-----------|
| 9600           | 7.1424     | 0 | 0 | 0.00      |
|                | 10.00      | 0 | 1 | -30.00    |
|                | 10.7136    | 0 | 1 | -25.00    |
|                | 13.00      | 0 | 1 | -8.99     |
|                | 14.2848    | 0 | 1 | 0.00      |
|                | 16.00      | 0 | 1 | 12.01     |
|                | 18.00      | 0 | 2 | -15.99    |
|                | 20.00      | 0 | 2 | -6.66     |
|                | 25.00      | 0 | 3 | -12.49    |
|                | 30.00      | 0 | 3 | 5.01      |

**Table 33.21 Maximum Bit Rate for Each Operating Frequency (Smart Card Interface Mode, S = 32)**

| PCLK (MHz) | Maximum Bit Rate (bps) | n | N |
|------------|------------------------|---|---|
| 10.00      | 156250                 | 0 | 0 |
| 10.7136    | 167400                 | 0 | 0 |
| 13.00      | 203125                 | 0 | 0 |
| 16.00      | 250000                 | 0 | 0 |
| 18.00      | 281250                 | 0 | 0 |
| 20.00      | 312500                 | 0 | 0 |
| 25.00      | 390625                 | 0 | 0 |
| 30.00      | 468750                 | 0 | 0 |

**Table 33.22 BRR Settings for Various Bit Rates (Simple I<sup>2</sup>C Mode)**

| Bit Rate<br>(bps) | Operating Frequency PCLK (MHz) |    |           |    |    |           |    |    |           |    |    |           |    |    |           |
|-------------------|--------------------------------|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|----|----|-----------|
|                   | 8                              |    |           | 10 |    |           | 16 |    |           | 20 |    |           | 25 |    |           |
|                   | n                              | N  | Error (%) | n  | N  | Error (%) | n  | N  | Error (%) | n  | N  | Error (%) | n  | N  | Error (%) |
| 10 k              | 0                              | 24 | 0.0       | 0  | 31 | -2.3      | 1  | 12 | -3.8      | 1  | 15 | -2.3      | 1  | 19 | -2.3      |
| 25 k              | 0                              | 9  | 0.0       | 0  | 12 | -3.8      | 1  | 4  | 0.0       | 1  | 6  | -10.7     | 1  | 7  | -2.3      |
| 50 k              | 0                              | 4  | 0.0       | 0  | 6  | -10.7     | 1  | 2  | -16.7     | 1  | 3  | -21.9     | 1  | 3  | -2.3      |
| 100 k             | 0                              | 2  | -16.7     | 0  | 3  | -21.9     | 0  | 4  | 0.0       | 0  | 6  | -10.7     | 1  | 1  | -2.3      |
| 250 k             | 0                              | 0  | 0.0       | 0  | 1  | -37.5     | 0  | 1  | 0.0       | 0  | 2  | -16.7     | 0  | 3  | -21.9     |
| 350 k             |                                |    |           |    |    |           |    |    |           | 0  | 1  | -10.7     | 0  | 2  | -25.6     |

| Bit Rate<br>(bps) | Operating Frequency PCLK (MHz) |    |           |
|-------------------|--------------------------------|----|-----------|
|                   | 30                             |    |           |
|                   | n                              | N  | Error (%) |
| 10 k              | 1                              | 23 | -2.3      |
| 25 k              | 1                              | 9  | -6.3      |
| 50 k              | 1                              | 4  | -6.3      |
| 100 k             | 1                              | 2  | -21.9     |
| 250 k             | 0                              | 3  | -6.3      |
| 350 k             | 0                              | 2  | -10.7     |

**Table 33.23 Minimum Widths at High and Low Level for SCL at Various Bit Rates (Simple I<sup>2</sup>C Mode)**


| Bit Rate<br>(bps) | Operating Frequency PCLK (MHz) |    |                                            |    |    |                                            |    |    |                                            |    |    |                                            |
|-------------------|--------------------------------|----|--------------------------------------------|----|----|--------------------------------------------|----|----|--------------------------------------------|----|----|--------------------------------------------|
|                   | 8                              |    |                                            | 10 |    |                                            | 16 |    |                                            | 20 |    |                                            |
|                   | n                              | N  | Min. Widths at High/Low Level for SCL (μs) | n  | N  | Min. Widths at High/Low Level for SCL (μs) | n  | N  | Min. Widths at High/Low Level for SCL (μs) | n  | N  | Min. Widths at High/Low Level for SCL (μs) |
| 10 k              | 0                              | 24 | 43.75/50.00                                | 0  | 31 | 44.80/51.20                                | 1  | 12 | 45.50/52.00                                | 1  | 15 | 44.80/51.20                                |
| 25 k              | 0                              | 9  | 17.50/20.00                                | 0  | 12 | 18.20/20.80                                | 1  | 4  | 17.50/20.00                                | 1  | 6  | 19.60/22.40                                |
| 50 k              | 0                              | 4  | 8.75/10.00                                 | 0  | 6  | 9.80/11.20                                 | 1  | 2  | 10.50/12.00                                | 1  | 3  | 11.20/12.80                                |
| 100 k             | 0                              | 2  | 5.25/6.00                                  | 0  | 3  | 5.60/6.40                                  | 0  | 4  | 4.37/5.00                                  | 0  | 6  | 4.90/5.60                                  |
| 250 k             | 0                              | 0  | 1.75/2.00                                  | 0  | 1  | 2.80/3.20                                  | 0  | 1  | 1.75/2.00                                  | 0  | 2  | 2.10/2.40                                  |
| 350 k             |                                |    |                                            |    |    |                                            |    |    |                                            | 0  | 1  | 1.40/1.60                                  |

| Bit Rate<br>(bps) | Operating Frequency PCLK (MHz) |    |                                            |    |    |                                            |
|-------------------|--------------------------------|----|--------------------------------------------|----|----|--------------------------------------------|
|                   | 25                             |    |                                            | 30 |    |                                            |
|                   | n                              | N  | Min. Widths at High/Low Level for SCL (μs) | n  | N  | Min. Widths at High/Low Level for SCL (μs) |
| 10 k              | 1                              | 19 | 44.80/51.20                                | 1  | 23 | 44.80/51.20                                |
| 25 k              | 1                              | 7  | 17.92/20.48                                | 1  | 9  | 18.66/21.33                                |
| 50 k              | 1                              | 3  | 8.96/10.24                                 | 1  | 4  | 9.33/10.66                                 |
| 100 k             | 1                              | 1  | 4.48/5.12                                  | 1  | 2  | 5.60/6.40                                  |
| 250 k             | 0                              | 3  | 2.24/2.56                                  | 0  | 3  | 1.86/2.13                                  |
| 350 k             | 0                              | 2  | 1.68/1.92                                  | 0  | 2  | 1.40/1.60                                  |

## 33.2.12 Modulation Duty Register (MDDR)

Address(es): SCI1.MDDR 0008 A032h, SCI5.MDDR 0008 A0B2h, SCI8.MDDR 0008 A112h, SCI12.MDDR 0008 B312h



The MDDR register corrects the bit rate adjusted by the BRR register.

When the SEMR.BRME bit is set to 1, the bit rate generated by the on-chip baud rate generator is evenly corrected according to the settings of the MDDR register ( $M/256$ ). The relationship between the MDDR register setting ( $M$ ) and the bit rate ( $B$ ) is given in Table 33.24.

The range of the value that can be set in the MDDR register is from 80h to FFh. A value other than these cannot be set. The MDDR register is writable only when the TE and RE bits in the SCR register are 0.

**Table 33.24 Relationship between MDDR Setting (M) and Bit Rate (B) When Bit Rate Modulation Function is Used**

| Mode                                        | SEMR Settings |          | BRR Setting                                                                         | Error (%)                                                                                                                               |
|---------------------------------------------|---------------|----------|-------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
|                                             | BGDM Bit      | ABCS Bit |                                                                                     |                                                                                                                                         |
| Asynchronous, multi-processor communication | 0             | 0        | $N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$ | $\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 64 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$ |
|                                             | 1             | 0        | $N = \frac{PCLK \times 10^6}{32 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$ | $\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 32 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$ |
|                                             | 0             | 1        |                                                                                     |                                                                                                                                         |
|                                             | 1             | 1        | $N = \frac{PCLK \times 10^6}{16 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$ | $\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times 16 \times 2^{2n-1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$ |
| Clock synchronous, simple SPI*1             |               |          | $N = \frac{PCLK \times 10^6}{8 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$  |                                                                                                                                         |
| Smart card interface                        |               |          | $N = \frac{PCLK \times 10^6}{S \times 2^{2n+1} \times \frac{256}{M} \times B} - 1$  | $\text{Error} = \left\{ \frac{PCLK \times 10^6}{B \times S \times 2^{2n+1} \times \frac{256}{M} \times (N+1)} - 1 \right\} \times 100$  |
| Simple I <sup>2</sup> C*2                   |               |          | $N = \frac{PCLK \times 10^6}{64 \times 2^{2n-1} \times \frac{256}{M} \times B} - 1$ |                                                                                                                                         |

B: Bit rate (bps)

M: MDDR setting ( $128 \leq MDDR \leq 256$ )

N: BRR setting for baud rate generator ( $0 \leq N \leq 255$ )

PCLK: Operating frequency (MHz)

n and S: Determined by the settings of the SMR and SCMR registers as listed in Table 33.12 and Table 33.13, section 33.2.11, Bit Rate Register (BRR).

Note 1. Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).

Note 2. Adjust the bit rate so that the widths at high and low level of the SCL output in simple I<sup>2</sup>C mode satisfy the I<sup>2</sup>C-bus standard.

Smaller settings of the SMR.CKS[1:0] bits and larger settings of the BRR register reduce difference in the length of the 1-bit period.

### 33.2.13 Serial Extended Mode Register (SEMR)

Address(es): SCI1.SEMR 0008 A027h, SCI5.SEMR 0008 A0A7h, SCI8.SEMR 0008 A107h, SCI12.SEMR 0008 B307h

| b7                 | b6   | b5   | b4   | b3 | b2   | b1 | b0   |
|--------------------|------|------|------|----|------|----|------|
| RXDESEL            | BGDM | NFEN | ABCS | —  | BRME | —  | ACS0 |
| Value after reset: | 0    | 0    | 0    | 0  | 0    | 0  | 0    |

| Bit | Symbol  | Bit Name                                     | Description                                                                                                                                                                                                                                                                                                                                                                                                                                     | R/W   |
|-----|---------|----------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b0  | ACS0    | Asynchronous Mode Clock Source Select        | (Valid only in asynchronous mode)<br>0: External clock input<br>1: Logical AND of two compare matches output from TMR (valid for SCI5 and SCI12 only)                                                                                                                                                                                                                                                                                           | R/W*1 |
| b1  | —       | Reserved                                     | This bit is read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                                                                             | R/W   |
| b2  | BRME    | Bit Rate Modulation Enable                   | 0: Bit rate modulation function is disabled.<br>1: Bit rate modulation function is enabled.                                                                                                                                                                                                                                                                                                                                                     | R/W*1 |
| b3  | —       | Reserved                                     | This bit is read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                                                                             | R/W   |
| b4  | ABCS    | Asynchronous Mode Base Clock Select          | (Valid only in asynchronous mode)<br>0: Selects 16 base clock cycles for 1-bit period.<br>1: Selects 8 base clock cycles for 1-bit period.                                                                                                                                                                                                                                                                                                      | R/W*1 |
| b5  | NFEN    | Digital Noise Filter Function Enable         | (In asynchronous mode)<br>0: Noise cancellation function for the RXDn input signal is disabled.<br>1: Noise cancellation function for the RXDn input signal is enabled.<br>(in simple I <sup>2</sup> C mode)<br>0: Noise cancellation function for the SSCLn and SSDAn input signals is disabled.<br>1: Noise cancellation function for the SSCLn and SSDAn input signals is enabled.<br>The NFEN bit should be 0 in any mode other than above. | R/W*1 |
| b6  | BGDM    | Baud Rate Generator Double-Speed Mode Select | (Only valid the SCR.CKE[1] bit is 0 in asynchronous mode)<br>0: Baud rate generator outputs the clock with normal frequency.<br>1: Baud rate generator outputs the clock with doubled frequency.                                                                                                                                                                                                                                                | R/W*1 |
| b7  | RXDESEL | Asynchronous Start Bit Edge Detection Select | (Valid only in asynchronous mode)<br>0: The low level on the RXDn pin is detected as the start bit.<br>1: A falling edge on the RXDn pin is detected as the start bit.                                                                                                                                                                                                                                                                          | R/W*1 |

Note 1. Writable only when the SCR.TE bit is 0 and the SCR.RE bit is 0 (both serial transmission and reception are disabled).

The SEMR register is used to select a clock source for 1-bit period in asynchronous mode or a detection method of the start bit.

**ACS0 Bit (Asynchronous Mode Clock Source Select)**

Selects the clock source in the asynchronous mode.

The ACS0 bit is valid in asynchronous mode (SMR.CM bit = 0) and when an external clock input is selected (SCR.CKE[1:0] bits = 10b or 11b). This bit is used to select an external clock input or the logical AND of compare matches output from the internal TMR.

Set the ACS0 bit to 0 in other than asynchronous mode.


For SCI5 and SCI12, the TMO<sub>n</sub> output (n = 0, 1) of TMR unit 0 can be set as the base clock source. Refer to Table 33.25 for details.

The ACS0 bits for SCI1 and SCI8 are reserved. The write values to these bits for SCI1 and SCI8 should be 0.

**Table 33.25 Correspondence between SCI Channels and Compare Match Outputs**

| SCI   | TMR    | Compare Match Output |
|-------|--------|----------------------|
| SCI5  | Unit 0 | TMO0, TMO1           |
| SCI12 | Unit 0 | TMO0, TMO1           |

Figure 33.4 shows a setting example of when TMO0 and TMO1 in the TMR unit 0 are selected for output.



**Figure 33.4 Example of Average Transfer Rate Setting When TMR Clock is Input**

**BRME Bit (Bit Rate Modulation Enable)**

This bit enables and disables the bit rate modulation function. The bit rate generated by on-chip baud rate generator is evenly corrected when this function is enabled.

**NFEN Bit (Digital Noise Filter Function Enable)**

This bit enables or disables the digital noise filter function.

When the function is enabled, noise cancellation is applied to the RXDn input signal in asynchronous mode, and noise cancellation is applied to the SSDAn and SSCLn input signals in simple I<sup>2</sup>C mode.

In any mode other than above, set the NFEN bit to 0 to disable the digital noise filter function.

When the function is disabled, input signals are transferred as is, as internal signals.

**BGDM Bit (Baud Rate Generator Double-Speed Mode Select)**

Selects the cycle of output clock for the baud rate generator.

This bit is valid when the on-chip baud rate generator is selected as the clock source (SCR.CKE[1] = 0) in asynchronous mode (SMR.CM = 0). For the clock output from the baud rate generator, either normal or doubled frequency can be selected. The base clock is generated by the clock output from the baud rate generator. When the BGDM bit is set to 1, the base clock cycle is halved and the bit rate is doubled.

Set this bit to 0 in modes other than asynchronous mode.


**RXDESEL Bit (Asynchronous Start Bit Edge Detection Select)**

Selects the detection method of the start bit for reception in asynchronous mode. When a break occurs, data receiving operation depends on the settings of this bit. Set this bit to 1 when reception should be stopped while a break occurs or when reception should be started without retaining the RXDn pin input at high level for the period of one data frame or longer after completion of the break.

Set this bit to 0 in modes other than asynchronous mode.

## 33.2.14 Noise Filter Setting Register (SNFR)

Address(es): SCI1.SNFR 0008 A028h, SCI5.SNFR 0008 A0A8h, SCI8.SNFR 0008 A108h, SCI12.SNFR 0008 B308h



| Bit      | Symbol    | Bit Name                  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | R/W   |
|----------|-----------|---------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b2 to b0 | NFCS[2:0] | Noise Filter Clock Select | <p>In asynchronous mode, the standard setting for the base clock is as follows.</p> <p>b2 b0<br/>0 0 0: The clock signal divided by 1 is used with the noise filter.</p> <p>In simple I<sup>2</sup>C mode, the standard settings for the clock source of the on-chip baud rate generator selected by the SMR.CKS[1:0] bits are given below.</p> <p>b2 b0<br/>0 0 1: The clock signal divided by 1 is used with the noise filter.<br/>0 1 0: The clock signal divided by 2 is used with the noise filter.<br/>0 1 1: The clock signal divided by 4 is used with the noise filter.<br/>1 0 0: The clock signal divided by 8 is used with the noise filter.</p> <p>Settings other than above are prohibited.</p> | R/W*1 |
| b7 to b3 | —         | Reserved                  | These bits are read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | R/W   |


Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

**NFCS[2:0] Bits (Noise Filter Clock Select)**

These bits select the sampling clock for the digital noise filter. To use the noise filter in asynchronous mode, set these bits to 000b. In simple I<sup>2</sup>C mode, set the bits to a value in the range from 001b to 100b.

### 33.2.15 I<sup>2</sup>C Mode Register 1 (SIMR1)

Address(es): SCI1.SIMR1 0008 A029h, SCI5.SIMR1 0008 A0A9h, SCI8.SIMR1 0008 A109h, SCI12.SIMR1 0008 B309h



| Bit      | Symbol     | Bit Name                            | Description                                                                                                                                                                                                                                                                                                                                 | R/W   |
|----------|------------|-------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b0       | IICM       | Simple I <sup>2</sup> C Mode Select | SMIF IICM<br>0 0: Asynchronous mode, Multi-processor mode, Clock synchronous mode (in asynchronous mode, synchronous, or simple SPI mode)<br>0 1: Simple I <sup>2</sup> C mode<br>1 0: Smart card interface mode<br>1 1: Setting prohibited.                                                                                                | R/W*1 |
| b2, b1   | —          | Reserved                            | These bits are read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                      | R/W   |
| b7 to b3 | IICDL[4:0] | SSDA Output Delay Select            | (Cycles below are of the clock signal from the on-chip baud rate generator.)<br>b7      b3<br>0 0 0 0 0: No output delay<br>0 0 0 0 1: 0 to 1 cycle<br>0 0 0 1 0: 1 to 2 cycles<br>0 0 0 1 1: 2 to 3 cycles<br>0 0 1 0 0: 3 to 4 cycles<br>0 0 1 0 1: 4 to 5 cycles<br>:      :<br>1 1 1 1 0: 29 to 30 cycles<br>1 1 1 1 1: 30 to 31 cycles | R/W*1 |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

SIMR1 is used to select simple I<sup>2</sup>C mode and the number of delay stages for the SSDA output.

#### IICM Bit (Simple I<sup>2</sup>C Mode Select)

In conjunction with the SCMR.SMIF bit, this bit selects the operating mode.

#### IICDL[4:0] Bits (SSDA Output Delay Select)

These bits are used to set a delay for output on the SSDAn pin relative to the falling edge of the output on the SSCLn pin. The available delay settings range from no delay to 31 cycles, with the clock signal from the on-chip baud rate generator as the base. The signal obtained by frequency-dividing PCLK by the divisor set in the SMR.CKS[1:0] bits is supplied as the clock signal from the on-chip baud rate generator. Set these bits to 00000b unless operation is in simple I<sup>2</sup>C mode. In simple I<sup>2</sup>C mode, set the bits to a value in the range from 00001b to 11111b.

33.2.16 I<sup>2</sup>C Mode Register 2 (SIMR2)

Address(es): SCI1.SIMR2 0008 A02Ah, SCI5.SIMR2 0008 A0AAh, SCI8.SIMR2 0008 A10Ah, SCI12.SIMR2 0008 B30Ah

| b7                 | b6 | b5          | b4 | b3 | b2 | b1     | b0          |
|--------------------|----|-------------|----|----|----|--------|-------------|
| —                  | —  | IICACK<br>T | —  | —  | —  | IICCSC | IICINT<br>M |
| Value after reset: | 0  | 0           | 0  | 0  | 0  | 0      | 0           |

| Bit      | Symbol  | Bit Name                               | Description                                                                             | R/W   |
|----------|---------|----------------------------------------|-----------------------------------------------------------------------------------------|-------|
| b0       | IICINTM | I <sup>2</sup> C Interrupt Mode Select | 0: Use ACK/NACK interrupts.<br>1: Use reception and transmission interrupts.            | R/W*1 |
| b1       | IICCSC  | Clock Synchronization                  | 0: No synchronization with the clock signal<br>1: Synchronization with the clock signal | R/W*1 |
| b4 to b2 | —       | Reserved                               | These bits are read as 0. The write value should be 0.                                  | R/W   |
| b5       | IICACKT | ACK Transmission Data                  | 0: ACK transmission<br>1: NACK transmission and reception of ACK/NACK                   | R/W   |
| b7, b6   | —       | Reserved                               | These bits are read as 0. The write value should be 0.                                  | R/W   |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (serial reception and transmission disabled).

SIMR2 is used to select how reception and transmission are controlled in simple I<sup>2</sup>C mode.

**IICINTM Bit (I<sup>2</sup>C Interrupt Mode Select)**

This bit selects the sources of interrupt requests in simple I<sup>2</sup>C mode.

**IICCSC Bit (Clock Synchronization)**

Set the IICCSC bit to 1 if the internally generated SSCLn clock signal is to be synchronized when the SSCLn pin has been placed at the low level in the case of a wait inserted by the other device, etc.

The SSCLn clock signal is not synchronized if the IICCSC bit is 0. The SSCLn clock signal is generated in accord with the rate selected in the BRR regardless of the level being input on the SSCLn pin.


Set the IICCSC bit to 1 except during debugging.

**IICACKT Bit (ACK Transmission Data)**

Transmitted data contains ACK bits. Set this bit to 1 when ACK and NACK bits are received.

33.2.17 I<sup>2</sup>C Mode Register 3 (SIMR3)

Address(es): SCI1.SIMR3 0008 A02Bh, SCI5.SIMR3 0008 A0ABh, SCI8.SIMR3 0008 A10Bh, SCI12.SIMR3 0008 B30Bh



| Bit    | Symbol       | Bit Name                                                    | Description                                                                                                                                                                                     | R/W |
|--------|--------------|-------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0     | IICSTAREQ    | Start Condition Generation                                  | 0: A start condition is not generated.<br>1: A start condition is generated.*1, *3, *4, *5                                                                                                      | R/W |
| b1     | IICRSTAREQ   | Restart Condition Generation                                | 0: A restart condition is not generated.<br>1: A restart condition is generated.*2, *3, *4, *5                                                                                                  | R/W |
| b2     | IICSTPREQ    | Stop Condition Generation                                   | 0: A stop condition is not generated.<br>1: A stop condition is generated.*2, *3, *4, *5                                                                                                        | R/W |
| b3     | IICSTIF      | Issuing of Start, Restart, or Stop Condition Completed Flag | 0: There are no requests for generating conditions or a condition is being generated.<br>1: A start, restart, or stop condition is completely generated.                                        | R/W |
| b5, b4 | IICSDAS[1:0] | SSDA Output Select                                          | b5 b4<br>0 0: Serial data output<br>0 1: Generate a start, restart, or stop condition.<br>1 0: Output the low level on the SSDAn pin.<br>1 1: Place the SSDAn pin in the high-impedance state.  | R/W |
| b7, b6 | IICSCLS[1:0] | SSCL Output Select                                          | b7 b6<br>0 0: Serial clock output<br>0 1: Generate a start, restart, or stop condition.<br>1 0: Output the low level on the SSCLn pin.<br>1 1: Place the SSCLn pin in the high-impedance state. | R/W |

Note 1. Generate a start condition only when the SSCLn and SSDAn pins are both high (the corresponding bits in the corresponding PIDR registers are 1).

Note 2. Generate a restart or stop condition only when the SSCLn pin is low (the corresponding bit in the PIDR register is 0).

Note 3. Do not set more than one from among the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits to 1 at a given time.

Note 4. Execute the generation of a condition after the value of the IICSTIF flag is 0.

Note 5. Do not write 0 to this bit while it is 1. Generation of a condition is suspended by writing 0 to this bit while it is 1.

SIMR3 is used to control the simple I<sup>2</sup>C mode start and stop conditions, and to hold the SSDAn and SSCLn pins at fixed levels.

**IICSTAREQ Bit (Start Condition Generation)**

When a start condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTAREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the start condition

**IICRSTAREQ Bit (Restart Condition Generation)**

When a restart condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICRSTAREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the restart condition

**IICSTPREQ Bit (Stop Condition Generation)**

When a stop condition is to be generated, set both the IICSDAS[1:0] and IICSCLS[1:0] bits to 01b as well as setting the IICSTPREQ bit to 1.

[Setting condition]

- Writing 1 to the bit

[Clearing condition]

- Completion of generation of the stop condition

**IICSTIF Flag (Issuing of Start, Restart, or Stop Condition Completed Flag)**

After generating a condition, this bit indicates that the generation is completed. When using the IICSTAREQ, IICRSTAREQ, or IICSTPREQ bit to cause generation of a condition, do so after setting the IICSTIF flag to 0. When the IICSTIF flag is 1 while an interrupt request is enabled by setting the SCR.TEIE bit, an STI request is output.

[Setting condition]

- Completion of the generation of a start, restart, or stop condition (however, in cases where this conflicts with any of the conditions for the flag becoming 0 listed below, the other condition takes precedence)

[Clearing conditions]

- Writing 0 to the bit (confirm that the IICSTIF flag is 0 before doing so)
- Writing 0 to the SIMR1.IICM bit (when operation is not in simple I<sup>2</sup>C mode)
- Writing 0 to the SCR.TE bit

**IICSDAS[1:0] Bits (SSDA Output Select)**

These bits control output from the SSDAn pin.

Set the IICSDAS[1:0] and IICSCLS[1:0] bits to the same value during normal operations.

**IICSCLS[1:0] Bits (SSCL Output Select)**

These bits control output from the SSCLn pin.

Set the IICSCLS[1:0] and IICSDAS[1:0] bits to the same value during normal operations.

### 33.2.18 I<sup>2</sup>C Status Register (SISR)

Address(es): SCI1.SISR 0008 A02Ch, SCI5.SISR 0008 A0ACh, SCI8.SISR 0008 A10Ch, SCI12.SISR 0008 B30Ch

|                    | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0      |
|--------------------|----|----|----|----|----|----|----|---------|
|                    | —  | —  | —  | —  | —  | —  | —  | IICACKR |
| Value after reset: | 0  | 0  | x  | x  | 0  | x  | 0  | 0       |

x: Undefined

| Bit    | Symbol  | Bit Name                | Description                                            | R/W   |
|--------|---------|-------------------------|--------------------------------------------------------|-------|
| b0     | IICACKR | ACK Reception Data Flag | 0: ACK received<br>1: NACK received                    | R/W*1 |
| b1     | —       | Reserved                | This bit is read as 0. The write value should be 0.    | R/W   |
| b2     | —       | Reserved                | The read value is undefined.                           | R     |
| b3     | —       | Reserved                | This bit is read as 0. The write value should be 0.    | R/W   |
| b5, b4 | —       | Reserved                | The read value is undefined.                           | R     |
| b7, b6 | —       | Reserved                | These bits are read as 0. The write value should be 0. | R/W   |

Note 1. Only 0 can be written to this bit, to clear the flag.

SISR is used to monitor state in relation to simple I<sup>2</sup>C mode.

#### IICACKR Flag (ACK Reception Data Flag)

Received ACK and NACK bits can be read from this bit.

The IICACKR flag is updated at the rising of SSCLn clock for the ACK/NACK receiving bit.

### 33.2.19 SPI Mode Register (SPMR)

Address(es): SCI1.SPMR 0008 A02Dh, SCI5.SPMR 0008 A0ADh, SCI8.SPMR 0008 A10Dh, SCI12.SPMR 0008 B30Dh

| b7   | b6    | b5 | b4  | b3 | b2  | b1   | b0  |
|------|-------|----|-----|----|-----|------|-----|
| CKPH | CKPOL | —  | MFF | —  | MSS | CTSE | SSE |
| 0    | 0     | 0  | 0   | 0  | 0   | 0    | 0   |

Value after reset:

| Bit | Symbol | Bit Name                 | Description                                                                                                                                                                                         | R/W   |
|-----|--------|--------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b0  | SSE    | SSn# Pin Function Enable | 0: SSn# pin function is disabled.<br>1: SSn# pin function is enabled.                                                                                                                               | R/W*1 |
| b1  | CTSE   | CTS Enable               | 0: CTS function is disabled (RTS output function is enabled).<br>1: CTS function is enabled.                                                                                                        | R/W*1 |
| b2  | MSS    | Master Slave Select      | 0: Transmission is through the SMOSIn pin and reception is through the SMISOn pin (master mode).<br>1: Reception is through the SMOSIn pin and transmission is through the SMISOn pin (slave mode). | R/W*1 |
| b3  | —      | Reserved                 | This bit is read as 0. The write value should be 0.                                                                                                                                                 | R/W   |
| b4  | MFF    | Mode Fault Flag          | 0: No mode fault error<br>1: Mode fault error                                                                                                                                                       | R/W*2 |
| b5  | —      | Reserved                 | This bit is read as 0. The write value should be 0.                                                                                                                                                 | R/W   |
| b6  | CKPOL  | Clock Polarity Select    | 0: Clock polarity is not inverted.<br>1: Clock polarity is inverted.                                                                                                                                | R/W*1 |
| b7  | CKPH   | Clock Phase Select       | 0: Clock is not delayed.<br>1: Clock is delayed.                                                                                                                                                    | R/W*1 |

Note 1. Writing to these bits is only possible when the RE and TE bits in the SCR register are 0 (both serial transmission and reception are disabled).

Note 2. Only 0 can be written to these bits, which clears the flag.

SPMR is used to select the extension settings in asynchronous and clock synchronous modes.

#### SSE Bit (SSn# Pin Function Enable)

Set this bit to 1 if the SSn# pin is to be used in control of transmission and reception (in simple SPI mode). Set this bit to 0 in any other mode. Furthermore, even for usage in simple SPI mode, the SSn# pin on the master side is not required to control reception and transmission when master mode (SCR.CKE[1:0] = 00b and MSS = 0) is selected and there is a single master, so the setting for the SSE bit is 0. Do not set both the SSE and CTSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

#### CTSE Bit (CTS Enable)

Set this bit to 1 if the SSn# pin is to be used for inputting of the CTS control signal to control of transmission and reception. The RTS signal is output when this bit is set to 0. Set this bit to 0 in smart card interface mode, simple SPI mode, and simple I<sup>2</sup>C mode. Do not set both the CTSE and SSE bits to enabled (even if this setting is made, operation is the same as that when these bits are set to 0).

#### MSS Bit (Master Slave Select)

This bit selects between master and slave operation in simple SPI mode. When the MSS bit is set to 1, data is received through the SMOSIn pin and transmitted through the SMISOn pin.

Set this bit to 0 in modes other than simple SPI mode.

**MFF Flag (Mode Fault Flag)**

This bit indicates mode fault errors.

In a multi-master configuration, determine the mode fault error occurrence by reading the MFF flag.

[Setting condition]

- Input on the SSn# pin being at the low level during master operation in simple SPI mode (SSE bit = 1 and MSS bit = 0)

[Clearing condition]

- Writing 0 to the bit after it was read as 1

**CKPOL Bit (Clock Polarity Select)**

This bit selects the polarity of the clock signal output through the SCKn pin. Refer to Figure 33.58 for details.

Set the bit to 0 in other than simple SPI mode and clock synchronous mode.

**CKPH Bit (Clock Phase Select)**

This bit selects the phase of the clock signal output through the SCKn pin. Refer to Figure 33.58 for details.

Set the bit to 0 in other than simple SPI mode and clock synchronous mode.

**33.2.20 Extended Serial Module Enable Register (ESMER)**

Address(es): SCI12.ESMER 0008 B320h

| b7                 | b6 | b5 | b4 | b3 | b2 | b1 | b0   |
|--------------------|----|----|----|----|----|----|------|
| —                  | —  | —  | —  | —  | —  | —  | ESME |
| Value after reset: | 0  | 0  | 0  | 0  | 0  | 0  | 0    |

| Bit      | Symbol | Bit Name                    | Description                                                                         | R/W |
|----------|--------|-----------------------------|-------------------------------------------------------------------------------------|-----|
| b0       | ESME   | Extended Serial Mode Enable | 0: The extended serial mode is disabled.<br>1: The extended serial mode is enabled. | R/W |
| b7 to b1 | —      | Reserved                    | These bits are read as 0. The write value should be 0.                              | R/W |

**ESME Bit (Extended Serial Mode Enable)**

When the ESME bit is 1, the facilities of the extended serial mode control section are enabled.

When the ESME bit is 0, the extended serial mode control section is initialized.

**Table 33.26 Settings of the ESME Bit and Timer Operation Mode**

| ESME Bit | Timer Mode  | Break Field Low Width Determination Mode | Break Field Low Width Output Mode |
|----------|-------------|------------------------------------------|-----------------------------------|
| 0        | Available*1 | Not available                            | Not available                     |
| 1        | Available   | Available                                | Available                         |

Note 1. Operation is only possible with PCLK selected.

## 33.2.21 Control Register 0 (CR0)

Address(es): SCI12.CR0 0008 B321h

| b7 | b6 | b5 | b4 | b3   | b2    | b1   | b0 |
|----|----|----|----|------|-------|------|----|
| —  | —  | —  | —  | BRME | RXDSF | SFSF | —  |
| 0  | 0  | 0  | 0  | 0    | 0     | 0    | 0  |

Value after reset:

| Bit      | Symbol | Bit Name                    | Description                                                                                     | R/W |
|----------|--------|-----------------------------|-------------------------------------------------------------------------------------------------|-----|
| b0       | —      | Reserved                    | This bit is read as 0. The write value should be 0.                                             | R/W |
| b1       | SFSF   | Start Frame Status Flag     | 0: Start Frame detection function is disabled.<br>1: Start Frame detection function is enabled. | R   |
| b2       | RXDSF  | RXDX12 Input Status Flag    | 0: RXDX12 input is enabled.<br>1: RXDX12 input is disabled.                                     | R   |
| b3       | BRME   | Bit Rate Measurement Enable | 0: Measurement of bit rate is disabled.<br>1: Measurement of bit rate is enabled.               | R/W |
| b7 to b4 | —      | Reserved                    | These bits are read as 0. The write value should be 0.                                          | R/W |

## 33.2.22 Control Register 1 (CR1)

Address(es): SCI12.CR1 0008 B322h


| b7        | b6 | b5 | b4   | b3         | b2 | b1    | b0  |
|-----------|----|----|------|------------|----|-------|-----|
| PIBS[2:0] |    |    | PIBE | CF1DS[1:0] |    | CF0RE | BFE |
| 0         | 0  | 0  | 0    | 0          | 0  | 0     | 0   |

Value after reset:

| Bit      | Symbol     | Bit Name                             | Description                                                                                                                                                                                                                                                                                                   | R/W |
|----------|------------|--------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0       | BFE        | Break Field Enable                   | 0: Break Field detection is disabled.<br>1: Break Field detection is enabled.                                                                                                                                                                                                                                 | R/W |
| b1       | CF0RE      | Control Field 0 Reception Enable     | 0: Reception of Control Field 0 is disabled.<br>1: Reception of Control Field 0 is enabled.                                                                                                                                                                                                                   | R/W |
| b3, b2   | CF1DS[1:0] | Control Field 1 Data Register Select | b3 b2<br>0 0: Selects comparison with the value in the PCF1DR register.<br>0 1: Selects comparison with the value in the SCF1DR register.<br>1 0: Selects comparison with the values in the PCF1DR and SCF1DR registers.<br>1 1: Setting prohibited.                                                          | R/W |
| b4       | PIBE       | Priority Interrupt Bit Enable        | 0: The priority interrupt bit is disabled.<br>1: The priority interrupt bit is enabled.                                                                                                                                                                                                                       | R/W |
| b7 to b5 | PIBS[2:0]  | Priority Interrupt Bit Select        | b7 b5<br>0 0 0: 0th bit of Control Field 1<br>0 0 1: 1st bit of Control Field 1<br>0 1 0: 2nd bit of Control Field 1<br>0 1 1: 3rd bit of Control Field 1<br>1 0 0: 4th bit of Control Field 1<br>1 0 1: 5th bit of Control Field 1<br>1 1 0: 6th bit of Control Field 1<br>1 1 1: 7th bit of Control Field 1 | R/W |

## 33.2.23 Control Register 2 (CR2)

Address(es): SCI12.CR2 0008 B323h



| Bit      | Symbol    | Bit Name                                  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | R/W |
|----------|-----------|-------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b2 to b0 | DFCS[2:0] | RXDX12 Signal Digital Filter Clock Select | b2 b0<br>0 0 0: Filter is disabled.<br>0 0 1: Filter clock is base clock*1, *2<br>0 1 0: Filter clock is PCLK/8<br>0 1 1: Filter clock is PCLK/16<br>1 0 0: Filter clock is PCLK/32<br>1 0 1: Filter clock is PCLK/64<br>1 1 0: Filter clock is PCLK/128<br>1 1 1: Setting prohibited                                                                                                                                                                                                                     | R/W |
| b3       | —         | Reserved                                  | This bit is read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                       | R/W |
| b5, b4   | BCCS[1:0] | Bus Collision Detection Clock Select      | • When SEMR.BGDM = 0 or SEMR.BGDM = 1 and SMR.CKS[1:0] = a value other than 00b<br>b5 b4<br>0 0: Base clock<br>0 1: Base clock frequency divided by 2<br>1 0: Base clock frequency divided by 4<br>1 1: Setting prohibited<br><br>• When SEMR.BGDM = 1 and SMR.CKS[1:0] = 00b<br>b5 b4<br>0 0: Base clock frequency divided by 2<br>0 1: Base clock frequency divided by 4<br>1 0: Setting prohibited<br>1 1: Setting prohibited                                                                          | R/W |
| b7, b6   | RTS[1:0]  | RXDX12 Reception Sampling Timing Select   | • When SCI12.SEMR.ABCS = 0<br>b7 b6<br>0 0: Rising edge of the 8th cycle of base clock<br>0 1: Rising edge of the 10th cycle of base clock<br>1 0: Rising edge of the 12th cycle of base clock<br>1 1: Rising edge of the 14th cycle of base clock<br><br>• When SCI12.SEMR.ABCS = 1<br>b7 b6<br>0 0: Rising edge of the 4th cycle of base clock<br>0 1: Rising edge of the 5th cycle of base clock<br>1 0: Rising edge of the 6th cycle of base clock<br>1 1: Rising edge of the 7th cycle of base clock | R/W |

Note: The period of the base clock is 1/16 of a single bit period when the SCI12.SEMR.ABCS is 0, and 1/8 of a single bit period when the SCI12.SEMR.ABCS is 1.

Note 1. To use the base clock, set the SCI12.SCR.TE bit to 1.

Note 2. The base clock divided by 2 is the filter clock when the SEMR.BGDM bit is 1 and the SMR.CKS[1:0] bits are 00b.

### 33.2.24 Control Register 3 (CR3)

Address(es): SCI12.CR3 0008 B324h

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0   |
|----|----|----|----|----|----|----|------|
| —  | —  | —  | —  | —  | —  | —  | SDST |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    |

Value after reset:

| Bit      | Symbol | Bit Name                    | Description                                                                                | R/W |
|----------|--------|-----------------------------|--------------------------------------------------------------------------------------------|-----|
| b0       | SDST   | Start Frame Detection Start | 0: Detection of Start Frame is not performed.<br>1: Detection of Start Frame is performed. | R/W |
| b7 to b1 | —      | Reserved                    | These bits are read as 0. The write value should be 0.                                     | R/W |

#### SDST Bit (Start Frame Detection Start)

Detection of a Start Frame begins when this bit is set to 1. The bit is read as 0.

### 33.2.25 Port Control Register (PCR)

Address(es): SCI12.PCR 0008 B325h

| b7 | b6 | b5 | b4     | b3 | b2 | b1    | b0     |
|----|----|----|--------|----|----|-------|--------|
| —  | —  | —  | SHARPS | —  | —  | RDXPS | TXDXPS |
| 0  | 0  | 0  | 0      | 0  | 0  | 0     | 0      |

Value after reset:

| Bit      | Symbol | Bit Name                             | Description                                                                                                              | R/W |
|----------|--------|--------------------------------------|--------------------------------------------------------------------------------------------------------------------------|-----|
| b0       | TXDXPS | TXDX12 Signal Polarity Select        | 0: The polarity of TXDX12 signal is not inverted for output.<br>1: The polarity of TXDX12 signal is inverted for output. | R/W |
| b1       | RDXPS  | RDX12 Signal Polarity Select         | 0: The polarity of RDX12 signal is not inverted for input.<br>1: The polarity of RDX12 signal is inverted for input.     | R/W |
| b3, b2   | —      | Reserved                             | These bits are read as 0. The write value should be 0.                                                                   | R/W |
| b4       | SHARPS | TXDX12/RDX12 Pin Multiplexing Select | 0: The TXDX12 and RDX12 pins are independent.<br>1: The TXDX12 and RDX12 signals are multiplexed on the same pin.        | R/W |
| b7 to b5 | —      | Reserved                             | These bits are read as 0. The write value should be 0.                                                                   | R/W |

#### SHARPS Bit (TXDX12/RDX12 Pin Multiplexing Select)

When this bit is set to 1, the TXDX12 and RDX12 signals are multiplexed on the same pin so that half-duplex communications become possible.

## 33.2.26 Interrupt Control Register (ICR)

Address(es): SCI12.ICR 0008 B326h

| b7 | b6 | b5    | b4    | b3     | b2     | b1     | b0    |
|----|----|-------|-------|--------|--------|--------|-------|
| —  | —  | AEDIE | BCDIE | PIBDIE | CF1MIE | CF0MIE | BFDIE |
| 0  | 0  | 0     | 0     | 0      | 0      | 0      | 0     |

Value after reset:

| Bit    | Symbol | Bit Name                                         | Description                                                                                                                                               | R/W |
|--------|--------|--------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0     | BFDIE  | Break Field Low Width Detected Interrupt Enable  | 0: Interrupts on detection of the low width for a Break Field are disabled.<br>1: Interrupts on detection of the low width for a Break Field are enabled. | R/W |
| b1     | CF0MIE | Control Field 0 Match Detected Interrupt Enable  | 0: Interrupts on detection of a match with Control Field 0 are disabled.<br>1: Interrupts on detection of a match with Control Field 0 are enabled.       | R/W |
| b2     | CF1MIE | Control Field 1 Match Detected Interrupt Enable  | 0: Interrupts on detection of a match with Control Field 1 are disabled.<br>1: Interrupts on detection of a match with Control Field 1 are enabled.       | R/W |
| b3     | PIBDIE | Priority Interrupt Bit Detected Interrupt Enable | 0: Interrupts on detection of the priority interrupt bit are disabled.<br>1: Interrupts on detection of the priority interrupt bit are enabled.           | R/W |
| b4     | BCDIE  | Bus Collision Detected Interrupt Enable          | 0: Interrupts on detection of a bus collision are disabled.<br>1: Interrupts on detection of a bus collision are enabled.                                 | R/W |
| b5     | AEDIE  | Valid Edge Detected Interrupt Enable             | 0: Interrupts on detection of a valid edge are disabled.<br>1: Interrupts on detection of a valid edge are enabled.                                       | R/W |
| b7, b6 | —      | Reserved                                         | These bits are read as 0. The write value should be 0.                                                                                                    | R/W |

## 33.2.27 Status Register (STR)

Address(es): SCI12.STR 0008 B327h

| b7 | b6 | b5   | b4   | b3    | b2    | b1    | b0   |
|----|----|------|------|-------|-------|-------|------|
| —  | —  | AEDF | BCDF | PIBDF | CF1MF | CF0MF | BFDF |
| 0  | 0  | 0    | 0    | 0     | 0     | 0     | 0    |

Value after reset:

| Bit    | Symbol | Bit Name                              | Description                                                                                                                                                                                                                                                                                                                             | R/W |
|--------|--------|---------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0     | BFDF   | Break Field Low Width Detection Flag  | [Setting conditions] <ul style="list-style-type: none"> <li>• Detection of the low width for a Break Field</li> <li>• Completion of the output of the low width for a Break Field</li> <li>• Underflow of the timer</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.BFDCL bit</li> </ul> | R   |
| b1     | CF0MF  | Control Field 0 Match Flag            | [Setting condition] <ul style="list-style-type: none"> <li>• A match between the value received in Control Field 0 and the set value.</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.CF0MCL bit</li> </ul>                                                                              | R   |
| b2     | CF1MF  | Control Field 1 Match Flag            | [Setting condition] <ul style="list-style-type: none"> <li>• A match between the data received in Control Field 1 and the set values.</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.CF1MCL bit</li> </ul>                                                                              | R   |
| b3     | PIBDF  | Priority Interrupt Bit Detection Flag | [Setting condition] <ul style="list-style-type: none"> <li>• Detection of the priority interrupt bit</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.PIBDCL bit</li> </ul>                                                                                                               | R   |
| b4     | BCDF   | Bus Collision Detected Flag           | [Setting condition] <ul style="list-style-type: none"> <li>• Detection of the bus collision</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.BCDCL bit</li> </ul>                                                                                                                         | R   |
| b5     | AEDF   | Valid Edge Detection Flag             | [Setting condition] <ul style="list-style-type: none"> <li>• Detection of a valid edge</li> </ul> [Clearing condition] <ul style="list-style-type: none"> <li>• Writing 1 to the STCR.AEDCL bit</li> </ul>                                                                                                                              | R   |
| b7, b6 | —      | Reserved                              | These bits are read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                  | R   |

### 33.2.28 Status Clear Register (STCR)

Address(es): SCI12.STCR 0008 B328h

| b7 | b6 | b5    | b4    | b3         | b2         | b1         | b0     |
|----|----|-------|-------|------------|------------|------------|--------|
| —  | —  | AEDCL | BCDCL | PIBDC<br>L | CF1MC<br>L | CF0MC<br>L | BFDCCL |
| 0  | 0  | 0     | 0     | 0          | 0          | 0          | 0      |

Value after reset:

| Bit    | Symbol  | Bit Name    | Description                                                             | R/W |
|--------|---------|-------------|-------------------------------------------------------------------------|-----|
| b0     | BFDCCL  | BFDF Clear  | Setting this bit to 1 clears the STR.BFDF flag. This bit is read as 0.  | R/W |
| b1     | CF0MCL  | CF0MF Clear | Setting this bit to 1 clears the STR.CF0MF flag. This bit is read as 0. | R/W |
| b2     | CF1MCL  | CF1MF Clear | Setting this bit to 1 clears the STR.CF1MF flag. This bit is read as 0. | R/W |
| b3     | PIBDCCL | PIBDF Clear | Setting this bit to 1 clears the STR.PIBDF flag. This bit is read as 0. | R/W |
| b4     | BCDCL   | BCDF Clear  | Setting this bit to 1 clears the STR.BCDF flag. This bit is read as 0.  | R/W |
| b5     | AEDCL   | AEDF Clear  | Setting this bit to 1 clears the STR.AEDF flag. This bit is read as 0.  | R/W |
| b7, b6 | —       | Reserved    | These bits are read as 0. The write value should be 0.                  | R/W |

### 33.2.29 Control Field 0 Data Register (CF0DR)

Address(es): SCI12.CF0DR 0008 B329h

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Value after reset:

The CF0DR register is an 8-bit readable and writable register that holds a value for comparison with Control Field 0.

### 33.2.30 Control Field 0 Compare Enable Register (CF0CR)

Address(es): SCI12.CF0CR 0008 B32Ah

| b7     | b6     | b5     | b4     | b3     | b2     | b1     | b0     |
|--------|--------|--------|--------|--------|--------|--------|--------|
| CF0CE7 | CF0CE6 | CF0CE5 | CF0CE4 | CF0CE3 | CF0CE2 | CF0CE1 | CF0CE0 |
| 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Value after reset:

| Bit | Symbol | Bit Name                             | Description                                                                                                         | R/W |
|-----|--------|--------------------------------------|---------------------------------------------------------------------------------------------------------------------|-----|
| b0  | CF0CE0 | Control Field 0 Bit 0 Compare Enable | 0: Comparison with bit 0 of Control Field 0 is disabled.<br>1: Comparison with bit 0 of Control Field 0 is enabled. | R/W |
| b1  | CF0CE1 | Control Field 0 Bit 1 Compare Enable | 0: Comparison with bit 1 of Control Field 0 is disabled.<br>1: Comparison with bit 1 of Control Field 0 is enabled. | R/W |
| b2  | CF0CE2 | Control Field 0 Bit 2 Compare Enable | 0: Comparison with bit 2 of Control Field 0 is disabled.<br>1: Comparison with bit 2 of Control Field 0 is enabled. | R/W |
| b3  | CF0CE3 | Control Field 0 Bit 3 Compare Enable | 0: Comparison with bit 3 of Control Field 0 is disabled.<br>1: Comparison with bit 3 of Control Field 0 is enabled. | R/W |
| b4  | CF0CE4 | Control Field 0 Bit 4 Compare Enable | 0: Comparison with bit 4 of Control Field 0 is disabled.<br>1: Comparison with bit 4 of Control Field 0 is enabled. | R/W |
| b5  | CF0CE5 | Control Field 0 Bit 5 Compare Enable | 0: Comparison with bit 5 of Control Field 0 is disabled.<br>1: Comparison with bit 5 of Control Field 0 is enabled. | R/W |
| b6  | CF0CE6 | Control Field 0 Bit 6 Compare Enable | 0: Comparison with bit 6 of Control Field 0 is disabled.<br>1: Comparison with bit 6 of Control Field 0 is enabled. | R/W |
| b7  | CF0CE7 | Control Field 0 Bit 7 Compare Enable | 0: Comparison with bit 7 of Control Field 0 is disabled.<br>1: Comparison with bit 7 of Control Field 0 is enabled. | R/W |

### 33.2.31 Control Field 0 Receive Data Register (CF0RR)

Address(es): SCI12.CF0RR 0008 B32Bh

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Value after reset:

CF0RR is a readable register that holds the value received in Control Field 0.

### 33.2.32 Primary Control Field 1 Data Register (PCF1DR)

Address(es): SCI12.PCF1DR 0008 B32Ch


| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|----|----|----|----|----|----|----|----|
|    |    |    |    |    |    |    |    |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Value after reset:

PCF1DR is an 8-bit readable and writable register that holds the 8-bit primary value for comparison with Control Field 1.

### 33.2.33 Secondary Control Field 1 Data Register (SCF1DR)


Address(es): SCI12.SCF1DR 0008 B32Dh



PCF1DR is an 8-bit readable and writable register that holds the 8-bit secondary value for comparison with Control Field 1.

### 33.2.34 Control Field 1 Compare Enable Register (CF1CR)

Address(es): SCI12.CF1CR 0008 B32Eh



| Bit | Symbol | Bit Name                             | Description                                                                                                         | R/W |
|-----|--------|--------------------------------------|---------------------------------------------------------------------------------------------------------------------|-----|
| b0  | CF1CE0 | Control Field 1 Bit 0 Compare Enable | 0: Comparison with bit 0 of Control Field 1 is disabled.<br>1: Comparison with bit 0 of Control Field 1 is enabled. | R/W |
| b1  | CF1CE1 | Control Field 1 Bit 1 Compare Enable | 0: Comparison with bit 1 of Control Field 1 is disabled.<br>1: Comparison with bit 1 of Control Field 1 is enabled. | R/W |
| b2  | CF1CE2 | Control Field 1 Bit 2 Compare Enable | 0: Comparison with bit 2 of Control Field 1 is disabled.<br>1: Comparison with bit 2 of Control Field 1 is enabled. | R/W |
| b3  | CF1CE3 | Control Field 1 Bit 3 Compare Enable | 0: Comparison with bit 3 of Control Field 1 is disabled.<br>1: Comparison with bit 3 of Control Field 1 is enabled. | R/W |
| b4  | CF1CE4 | Control Field 1 Bit 4 Compare Enable | 0: Comparison with bit 4 of Control Field 1 is disabled.<br>1: Comparison with bit 4 of Control Field 1 is enabled. | R/W |
| b5  | CF1CE5 | Control Field 1 Bit 5 Compare Enable | 0: Comparison with bit 5 of Control Field 1 is disabled.<br>1: Comparison with bit 5 of Control Field 1 is enabled. | R/W |
| b6  | CF1CE6 | Control Field 1 Bit 6 Compare Enable | 0: Comparison with bit 6 of Control Field 1 is disabled.<br>1: Comparison with bit 6 of Control Field 1 is enabled. | R/W |
| b7  | CF1CE7 | Control Field 1 Bit 7 Compare Enable | 0: Comparison with bit 7 of Control Field 1 is disabled.<br>1: Comparison with bit 7 of Control Field 1 is enabled. | R/W |

### 33.2.35 Control Field 1 Receive Data Register (CF1RR)

Address(es): SCI12.CF1RR 0008 B32Fh



CF1RR is a readable register that holds the value received in Control Field 1.

### 33.2.36 Timer Control Register (TCR)

Address(es): SCI12.TCR 0008 B330h

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0   |
|----|----|----|----|----|----|----|------|
| —  | —  | —  | —  | —  | —  | —  | TCST |
| 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    |

Value after reset:

| Bit      | Symbol | Bit Name          | Description                                                 | R/W |
|----------|--------|-------------------|-------------------------------------------------------------|-----|
| b0       | TCST   | Timer Count Start | 0: Stops the timer counting<br>1: Starts the timer counting | R/W |
| b7 to b1 | —      | Reserved          | These bits are read as 0. The write value should be 0.      | R/W |

### 33.2.37 Timer Mode Register (TMR)

Address(es): SCI12.TMR 0008 B331h

| b7 | b6        | b5 | b4 | b3   | b2 | b1        | b0 |
|----|-----------|----|----|------|----|-----------|----|
| —  | TCSS[2:0] |    |    | TWRC | —  | TOMS[1:0] |    |
| 0  | 0         | 0  | 0  | 0    | 0  | 0         | 0  |

Value after reset:

| Bit      | Symbol    | Bit Name                          | Description                                                                                                                                      | R/W |
|----------|-----------|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b1, b0   | TOMS[1:0] | Timer Operating Mode Select*1     | b1 b0<br>0 0: Timer mode<br>0 1: Break Field low width determination mode<br>1 0: Break Field low width output mode<br>1 1: Setting prohibited   | R/W |
| b2       | —         | Reserved                          | This bit is read as 0. The write value should be 0.                                                                                              | R/W |
| b3       | TWRC      | Counter Write Control             | 0: Data is written to the reload register and counter<br>1: Data is written to the reload register only                                          | R/W |
| b6 to b4 | TCSS[2:0] | Timer Count Clock Source Select*1 | b6 b4<br>0 0 0: PCLK<br>0 0 1: PCLK/2<br>0 1 0: PCLK/4<br>0 1 1: PCLK/8<br>1 0 0: PCLK/16<br>1 0 1: PCLK/32<br>1 1 0: PCLK/64<br>1 1 1: PCLK/128 | R/W |
| b7       | —         | Reserved                          | This bit is read as 0. The write value should be 0.                                                                                              | R/W |


Note 1. Rewrite the TOMS[1:0] and TCSS[2:0] bits only when the timer is stopped (TCST = 0).

#### TWRC Bit (Counter Write Control)

This bit determines whether a value written to the TPRES or TCNT register is written to the reload register only or is written to both the reload register and the counter.

### 33.2.38 Timer Prescaler Register (TPRE)


Address(es): SCI12.TPRE 0008 B332h



TPRE consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. The counter counts down in synchronization with the counter clock selected by the TMR.TCSS[2:0] bits, and is reloaded with the value in the reload register when it underflows. Underflows of this register provide the clock source to drive counting by the TCNT register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading. It takes one PCLK cycle to load a value from the reload register to the counter.

### 33.2.39 Timer Count Register (TCNT)

Address(es): SCI12.TCNT 0008 B333h



TCNT consists of an 8-bit reload register, a read buffer, and a counter, each of which has FFh as its initial value. This down-counter counts underflows of the TPRE register until the TCNT register underflows, and is then reloaded with the value from the reload register. The reload register and read buffer are allocated to the same address. Data is written to the reload register in writing, and the counter value that has been transferred to the read buffer is returned in reading. It takes one PCLK cycle to load a value from the reload register to the counter.

### 33.3 Operation in Asynchronous Mode


Figure 33.5 shows the general format for asynchronous serial communications.

One frame consists of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level).

In asynchronous serial communications, the communications line is usually held in the mark state (high level).

The SCI monitors the communications line. When the SCI detects a low, it regards that as a start bit and starts serial communication.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.



**Figure 33.5 Data Format in Asynchronous Serial Communications**  
(Example with 8-Bit Data, Parity, 2 Stop Bits)

#### 33.3.1 Serial Data Transfer Format

Table 33.27 lists the serial data transfer formats that can be used in asynchronous mode.

Any of 18 transfer formats can be selected according to the SMR and SCMR setting. For details of multi-processor function, refer to section 33.4, Multi-Processor Communications Function.

Table 33.27 Serial Transfer Formats (Asynchronous Mode)

| SCMR Setting | SMR Setting |    |    |      | Serial Transfer Format and Frame Length |            |   |   |   |   |   |   |      |      |      |      |      |
|--------------|-------------|----|----|------|-----------------------------------------|------------|---|---|---|---|---|---|------|------|------|------|------|
| CHR1         | CHR         | PE | MP | STOP | 1                                       | 2          | 3 | 4 | 5 | 6 | 7 | 8 | 9    | 10   | 11   | 12   | 13   |
| 0            | 0           | 0  | 0  | 0    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | STOP |      |      |
| 0            | 0           | 0  | 0  | 1    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | STOP | STOP |      |
| 0            | 0           | 1  | 0  | 0    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | P    | STOP |      |
| 0            | 0           | 1  | 0  | 1    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | P    | STOP | STOP |
| 1            | 0           | 0  | 0  | 0    | S                                       | 8-bit data |   |   |   |   |   |   |      | STOP |      |      |      |
| 1            | 0           | 0  | 0  | 1    | S                                       | 8-bit data |   |   |   |   |   |   |      | STOP | STOP |      |      |
| 1            | 0           | 1  | 0  | 0    | S                                       | 8-bit data |   |   |   |   |   |   |      | P    | STOP |      |      |
| 1            | 0           | 1  | 0  | 1    | S                                       | 8-bit data |   |   |   |   |   |   |      | P    | STOP | STOP |      |
| 1            | 1           | 0  | 0  | 0    | S                                       | 7-bit data |   |   |   |   |   |   | STOP |      |      |      |      |
| 1            | 1           | 0  | 0  | 1    | S                                       | 7-bit data |   |   |   |   |   |   | STOP | STOP |      |      |      |
| 1            | 1           | 1  | 0  | 0    | S                                       | 7-bit data |   |   |   |   |   |   | P    | STOP |      |      |      |
| 1            | 1           | 1  | 0  | 1    | S                                       | 7-bit data |   |   |   |   |   |   | P    | STOP | STOP |      |      |
| 0            | 0           | —  | 1  | 0    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | MPB  | STOP |      |
| 0            | 0           | —  | 1  | 1    | S                                       | 9-bit data |   |   |   |   |   |   |      |      | MPB  | STOP | STOP |
| 1            | 0           | —  | 1  | 0    | S                                       | 8-bit data |   |   |   |   |   |   |      | MPB  | STOP |      |      |
| 1            | 0           | —  | 1  | 1    | S                                       | 8-bit data |   |   |   |   |   |   |      | MPB  | STOP | STOP |      |
| 1            | 1           | —  | 1  | 0    | S                                       | 7-bit data |   |   |   |   |   |   | MPB  | STOP |      |      |      |
| 1            | 1           | —  | 1  | 1    | S                                       | 7-bit data |   |   |   |   |   |   | MPB  | STOP | STOP |      |      |

S: Start bit  
 STOP: Stop bit  
 P: Parity bit  
 MPB: Multi-processor bit

### 33.3.2 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times\*1 the bit rate.

In reception, the SCI samples the falling edge of the start bit using the base clock, and performs internal synchronization. Since receive data is sampled at the rising edge of the 8th pulse\*1 of the base clock, data is latched at the middle of each bit, as shown in Figure 33.6. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100 (\%) \quad \dots \text{Formula (1)}$$

M: Reception margin

N: Ratio of bit rate to clock

(N = 16 when SEMR.ABCS = 0, N = 8 when SEMR.ABCS = 1)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 13)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 (\%) = 46.875 (\%)$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Note 1. These are values when the SEMR.ABCS bit is 0. When the ABCS bit is 1, a frequency of 8 times the bit rate is used as a base clock and receive data is sampled at the rising edge of the 4th pulse of the base clock.





Figure 33.6 Receive Data Sampling Timing in Asynchronous Mode

### 33.3.3 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input to the SCKn pin can be selected as the SCI's transfer clock, according to the setting of the SMR.CM bit and the SCR.CKE[1:0] bits.

When an external clock is input to the SCKn pin, the clock frequency should be 16 times the bit rate (when SEMR.ABCS bit = 0) and 8 times the bit rate (when SEMR.ABCS bit = 1). In addition, when an external clock is specified, the base clock of TMR0 can be selected by the SCIn.SEMR.ACS0 bit (n = 5, 12).

When the SCI is operated on an internal clock, the clock can be output from the SCKn pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in Figure 33.7.



**Figure 33.7** Phase Relationship between Output Clock and Transmit Data  
(Asynchronous Mode: SMR.CHR = 0, PE = 1, MP = 0, STOP = 1)

### 33.3.4 Double-Speed Mode

The output clock frequency of the on-chip baud rate generator is doubled by setting the SEMR.BGDM bit to 1, enabling high-speed communication at a doubled bit rate. If the SEMR.ABCS bit is set to 1 under the above condition, the number of base clock cycles changes from 16 to 8, so the bit rate becomes four times faster than the initial state.

As shown by Formula (1) in section 33.3.2, Receive Data Sampling Timing and Reception Margin in Asynchronous Mode, setting the SEMR.ABCS bit to 1 changes the number of cycles to 8, and the sampling interval becomes longer. This causes the reception margin to decrease. Therefore, setting the SEMR.BGDM bit to 1 and the SEMR.ABCS bit to 0 is recommended instead of setting the SEMR.BGDM bit to 0 and the SEMR.ABCS bit to 1 for high-speed operation at a doubled bit rate.

### 33.3.5 CTS and RTS Functions

The CTS function is the use of input on the CTSn# pin in transmission control. Setting the SPMR.CTSE bit to 1 enables the CTS function. When the CTS function is enabled, placing the low level on the CTSn# pin causes transmission to start.

Applying the high level to the CTS# pin while transmission is in progress does not affect transmission of the current frame, which continues.

In the RTS function, by using the function of output on the RTSn# pin, a low level is output when reception becomes possible. Conditions for output of the low and high level are shown below.

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE bit is 1.
- Reception is not in progress.
- There are no received data yet to be read.
- The ORER, FER, and PER flags in the SSR register are all 0.

[Condition for high-level output]

When the conditions for low-level output are not satisfied.


Note that either one of CTS and RTS can be selected.

### 33.3.6 SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 33.8. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.


When the external clock is used in asynchronous mode, ensure that the clock signal is supplied even during initialization. Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, PER, and RDRF flags in the SSR register nor registers RDR, RDRH, and RDRL.

In addition, note that setting bits TIE, TE, and TEIE in the SCR register to 1 simultaneously leads to the generation of a transmit end interrupt (TEI) request before the generation of a transmit data empty interrupt (TXI) request.



**Figure 33.8 Sample SCI Initialization Flowchart (Asynchronous Mode)**

Figure 33.9 shows an example of data transmission when the SCI is set to asynchronous mode according to the flow described in Figure 33.8 after a reset. When the pin function is set to the TXD pin, it is still high-impedance because the SCR.TE bit is 0. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high is output from TXD pin (internal wait time) and then the data transmission starts.



**Figure 33.9** Example of Data Transmission Timing in Asynchronous Mode

### 33.3.7 Serial Data Transmission (Asynchronous Mode)

Figure 33.10 to Figure 33.12 show an example of the operation for serial transmission in asynchronous mode. In serial transmission, the SCI operates as described below.


1. The SCI transfers data from the TDR register\*<sup>1</sup> to the TSR register when data is written to the TDR register\*<sup>1</sup> in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. Transmission starts after the SPMR.CTSE bit is set to 0 (CTS function is disabled) and a low level on the CTSn# pin causes data transfer from the TDR register\*<sup>1</sup> to the TSR register. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Continuous transmission is obtainable by writing the next transmit data to the TDR register\*<sup>1</sup> in the TXI interrupt handling routine before transmission of the current transmit data is completed. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register\*<sup>1</sup>, \*<sup>2</sup> from the handling routine for TXI requests.
3. Data is sent from the TXDn pin in the following order: start bit, transmit data, parity bit or multi-processor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks for updating of (writing to) the TDR register\*<sup>3</sup> at the time of stop bit output.
5. When the TDR register\*<sup>3</sup> is updated, setting of the SPMR.CTSE bit to 0 (CTS function is disabled) or a low level input on the CTSn# pin cause the next transfer of the next transmit data from the TDR register\*<sup>1</sup> to the TSR register and sending of the stop bit, after which serial transmission of the next frame starts.
6. If the TDR register\*<sup>3</sup> is not updated, the SCI sets the SSR.TEND flag to 1, sends the stop bit, and then outputs high to put the line in the mark state. If the SCR.TEIE bit is 1 at this time, the SSR.TEND flag is set to 1 and a TEI interrupt request is generated.

Note 1. Write data not to the TDR register but to the TDRH and TDRL registers when 9-bit data length is selected.


Note 2. Write data in the order from the TDRH register to the TDRL register when 9-bit data length is selected.

Note 3. The SCI checks for updating of the TDRL register only and does not check for updating of the TDRH register when 9-bit data length is selected.


Figure 33.13 shows a sample flowchart for serial transmission in asynchronous mode.



**Figure 33.10 Example of Operation for Serial Transmission in Asynchronous Mode (1)**  
(with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, at the Beginning of Transmission)



**Figure 33.11 Example of Operation for Serial Transmission in Asynchronous Mode (2)**  
(with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Used, at the Beginning of Transmission)



**Figure 33.12 Example of Operation for Serial Transmission in Asynchronous Mode (3)**  
**(with 8-Bit Data, Parity, 1 Stop Bit, CTS Function Not Used, from the Middle of Transmission until Transmission Completion)**




Figure 33.13 Example of Serial Transmission Flowchart in Asynchronous Mode


### 33.3.8 Serial Data Reception (Asynchronous Mode)

Figure 33.14 and Figure 33.15 show an example of the operation for serial data reception in asynchronous mode. In serial data reception, the SCI operates as described below.


1. When the value of the SCR.RE bit becomes 1, the output signal on the RTSn# pin goes to the low level.
2. When the SCI monitors the communications line and detects a start bit, it performs internal synchronization, stores receive data in the RSR register, and checks the parity bit and stop bit.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register\*1.
4. If a parity error is detected, the SSR.PER flag is set to 1 and receive data is transferred to the RDR register\*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
5. If a framing error (when the stop bit is 0) is detected, the SSR.FER flag is set to 1 and receive data is transferred to the RDR register\*1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated.
6. When reception finishes successfully, receive data is transferred to the RDR register\*1. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register\*1 in this RXI interrupt handling routine before reception of the next receive data is completed. Reading the received data that have been transferred to the RDR register\*1 causes the RTSn# pin to output the low level.

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.

Note 2. The SCI checks for reading of the RDRL register only and does not check for reading of the RDRH register when 9-bit data length is selected.



**Figure 33.14 Example of SCI Operation for Serial Reception in Asynchronous Mode (1) (When RTS Function is Not Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)**



**Figure 33.15 Example of SCI Operation for Serial Reception in Asynchronous Mode (2)  
(When RTS Function is Used) (Example with 8-Bit Data, Parity, 1 Stop Bit)**

Table 33.28 lists the states of the status flags in the SSR register and receive data handling when a receive error is detected.

If a receive error is detected, an ERI interrupt request is generated but an RXI interrupt request is not generated. Data reception cannot be resumed while the receive error flag is 1. Accordingly, set the ORER, FER, and PER flags to 0 before resuming reception. Moreover, be sure to read the RDR (or the RDRL) register during overrun error processing. When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR (or the RDRL) register because received data which has not yet been read may be left in the RDR (or the RDRL) register.

Figure 33.16 and Figure 33.17 show samples of flowcharts for serial data reception.

**Table 33.28 Status Flags in the SSR Register and Receive Data Handling**

| Status Flags in the SSR Register |     |     | Receive Data                      | Receive Error Type                           |
|----------------------------------|-----|-----|-----------------------------------|----------------------------------------------|
| ORER                             | FER | PER |                                   |                                              |
| 1                                | 0   | 0   | Lost                              | Overrun error                                |
| 0                                | 1   | 0   | Transferred to the RDR register*1 | Framing error                                |
| 0                                | 0   | 1   | Transferred to the RDR register*1 | Parity error                                 |
| 1                                | 1   | 0   | Lost                              | Overrun error + framing error                |
| 1                                | 0   | 1   | Lost                              | Overrun error + parity error                 |
| 0                                | 1   | 1   | Transferred to the RDR register*1 | Framing error + parity error                 |
| 1                                | 1   | 1   | Lost                              | Overrun error + framing error + parity error |

Note 1. Read data not in the RDR register but in the RDRH and RDRL registers when 9-bit data length is selected.




Figure 33.16 Example Flowchart of Serial Reception in Asynchronous Mode (1)





Figure 33.17 Example Flowchart of Serial Reception in Asynchronous Mode (2)

### 33.4 Multi-Processor Communications Function

Using the multi-processor communication functions enables to transmit and receive data by sharing a communication line between multiple processors by using asynchronous serial communication in which the multi-processor bit is added. In multi-processor communication, a unique ID code is allocated to each receiving station. Serial communication cycles consist of an ID transmission cycle to specify the receiving station and a data transmission cycle to transmit data to the specified receiving station. The multi-processor bit is used to distinguish between the ID transmission cycle and the data transmission cycle. When the multi-processor bit is set to 1, it indicates the ID transmission cycle and when the multi-processor bit is set to 0, it indicates the data transmission cycle. Figure 33.18 shows an example of communication between processors by using a multi-processor format. First, a transmitting station transmits communication data in which the multi-processor bit set to 1 is added to the ID code of the receiving station. Next, the transmitting station transmits the communication data in which the multi-processor bit set to 0 is added to the transmit data. Upon receiving the communication data in which the multi-processor bit is set to 1, the receiving station compares the received ID with the ID of the receiving station itself and if the two match, receives the communication data that is subsequently transmitted. If the received ID does not match with the ID of the receiving station, the receiving station skips the communication data until again receiving the communication data in which the multi-processor bit is set to 1. For supporting this function, the SCI provides the SCR.MPIE bit. When the MPIE bit is set to 1, transfer of receive data from the RSR register to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected), detection of a receive error, and setting the respective status flags RDRF, ORER, and FER in the SSR register are disabled until reception of data in which the multi-processor bit is set to 1. Upon receiving a reception character in which the multi-processor bit is set to 1, the SSR.MPB bit is set to 1 and the SCR.MPIE bit is automatically cleared, thus returning to a normal reception operation. During this time, an RXI interrupt is generated if the SCR.RIE bit is 1. When the multi-processor format is specified, specification of the parity bit is disabled. Apart from this, there is no difference from the operation in the normal asynchronous mode. A clock which is used for the multi-processor communication is also the same as the clock used in the normal asynchronous mode.



**Figure 33.18** An Example of Communication using the Multi-Processor Format  
(Example of Transmission of Data AAh to Receiving Station A)

### 33.4.1 Multi-Processor Serial Data Transmission

Figure 33.19 is a sample flowchart of multi-processor data transmission. In the ID transmission cycle, the ID should be transmitted with the SSR.MPBT bit set to 1. In the data transmission cycle, the data should be transmitted with the MPBT bit set to 0. The other operations are the same as the operations in asynchronous mode.




Figure 33.19 Example of Multi-Processor Serial Transmission Flowchart

### 33.4.2 Multi-Processor Serial Data Reception

Figure 33.21 and Figure 33.22 are sample flowcharts of multi-processor data reception. When the SCR.MPIE bit is set to 1, reading the communication data is skipped until reception of the communication data in which the multi-processor bit is set to 1. When the communication data in which the multi-processor bit is set to 1 is received, the received data is transferred to the RDR register (the RDRH and RDRL registers when 9-bit data length is selected). During this time, the RXI interrupt request is generated. The other operations are the same as the operations in asynchronous mode. Figure 33.20 is the example of operation for reception.




Figure 33.20 Example of SCI Reception (8-Bit Data/Multi-Processor Bit/1 Stop Bit)




Figure 33.21 Example of Multi-Processor Serial Reception Flowchart (1)




Figure 33.22 Example of Multi-Processor Serial Reception Flowchart (2)


### 33.5 Operation in Clock Synchronous Mode

Figure 33.23 shows the data format for clock synchronous serial data communications.

In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In clock synchronous mode, no parity bit can be added.

In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the communication line holds the last bit output state.

Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communications by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.



**Figure 33.23 Data Format in Clock Synchronous Serial Communications (LSB First)**

#### 33.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCKn pin can be selected, according to the setting of the SCR.CKE[1:0] bits.

When the SCI is operated on an internal clock, the synchronization clock is output from the SCKn pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is held high. However, when only data reception is performed while the CTS function is disabled, the synchronization clock output is started at the same time when the SCR.RE bit set to 1. The synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.

When only data reception is performed and the CTS function is enabled, the clock output is not started even when the SCR.RE bit set to 1 if the CTSn# pin input is high when the SCR.RE bit is 0. The synchronization clock output is started when the SCR.RE bit is set to 1 and the CTSn# pin input is low. After that, if the CTSn# pin input is high on completion of the frame reception, the synchronization clock output is stopped at the high level. If the CTSn# pin input continues to be low, the synchronization clock is stopped at the high level when an overrun error occurs or the SCR.RE bit is set to 0.

### 33.5.2 CTS and RTS Functions

In the CTS function, CTSn# pin input is used to control reception/transmission start when the clock source is the internal clock. Setting the SPMR.CTSE bit to 1 enables the CTS function.

When the CTS function is enabled, placing the low level on the CTSn# pin causes reception/transmission to start.

Applying the high level to the CTS# pin while reception/transmission are in progress does not affect reception/transmission of the current frame, which continues.

In the RTS function, RTSn# pin output is used to request reception/transmission start when the clock source is an external synchronizing clock. A low level is output when serial communications become possible. Conditions for output of the low and high level are shown below.

[Conditions for low-level output]

When the following conditions are all satisfied.

- The SCR.RE or SCR.TE bit is 1.
- Transmission or reception is not in progress.
- There are no received data yet to be read (when the SCR.RE bit is 1).
- Untransmitted data is present (when the SCR.TE bit is 1).
- The SSR.ORER flag is 0.

[Condition for high-level output]

The conditions for low-level output have not been satisfied.

### 33.5.3 SCI Initialization (Clock Synchronous Mode)

Before transmitting and receiving data, start by writing the initial value 00h to the SCR register and then continue through the procedure for SCI given in Figure 33.24. Whenever the operating mode or transfer format is changed, the SCR register must be initialized before the change is made.

Note that setting the SCR.RE bit to 0 initializes neither the ORER, FER, and PER flags in the SSR register nor the RDR register.




Figure 33.24 Example of SCI Initialization Flowchart (Clock Synchronous Mode)

### 33.5.4 Serial Data Transmission (Clock Synchronous Mode)


Figure 33.25, Figure 33.26, and Figure 33.27 show an example of the operation for serial transmission in clock synchronous mode.

In serial data transmission, the SCI operates as described below.


1. The SCI transfers data from the TDR register to the TSR register when data is written to the TDR register in the TXI interrupt handling routine. The TXI interrupt request at the beginning of transmission is generated when the SCR.TE bit is set to 1 after the SCR.TIE bit is set to 1 or when these 2 bits are set to 1 simultaneously by a single instruction.
2. After transferring data from the TDR register to the TSR register, the SCI starts transmission. When the SCR.TIE bit is set to 1 at this time, a TXI interrupt request is generated. Continuous transmission is enabled by writing the next transmit data to the TDR register in this TXI interrupt handling routine before transmission of the current transmit data has finished. When TEI interrupt requests are in use, set the SCR.TIE bit to 0 (a TXI interrupt request is disabled) and the SCR.TEIE bit to 1 (a TEI interrupt request is enabled) after the last of the data to be transmitted are written to the TDR register from the handling routine for TXI requests.
3. 8-bit data is sent from the TXDn pin in synchronization with the output clock when clock output mode has been specified and in synchronization with the input clock when use of an external clock has been specified. Output of the clock signal is suspended until the input CTS signal is at the low level while the SPMR.CTSE bit is 1 (CTS function is enabled).
4. The SCI checks for updating of (writing to) the TDR register at the time of the last bit output.
5. When TDR is updated, the next transmit data is transferred from the TDR register to the TSR register, and serial transmission of the next frame is started.
6. If the TDR register is not updated, set the SSR.TEND flag to 1 and the TXDn pin retains the output state of the last bit. If the SCR.TEIE bit is 1 at this time, a TEI interrupt request is generated. The SCKn pin is held high.

Figure 33.28 shows a sample flowchart of serial data transmission.


Transmission will not start while a receive error flag (ORER, FER, or PER in the SSR register) is set to 1. Be sure to set the receive error flags to 0 before starting transmission. Note that setting the SCR.RE bit to 0 does not clear the receive error flags.



**Figure 33.25 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Not Used at the Beginning of Transmission**



**Figure 33.26 Example of Serial Data Transmission in Clock Synchronous Mode When the CTS Function is Used at the Beginning of Transmission**



**Figure 33.27 Example of Serial Data Transmission in Clock Synchronous Mode from the Middle of Transmission until Transmission Completion**





Figure 33.28 Example Flowchart of Serial Transmission in Clock Synchronous Mode


### 33.5.5 Serial Data Reception (Clock Synchronous Mode)

Figure 33.29 and Figure 33.30 show an example of SCI operation for serial reception in clock synchronous mode. In serial data reception, the SCI operates as described below.

1. The value of the SCR.RE bit becoming 1 places the signal output on the RTSn# pin at the low level (when the RTS function is in use).
2. The SCI performs internal initialization and starts receiving data in synchronization with a synchronization clock input or output, and stores the receive data in the RSR register.
3. If an overrun error occurs, the SSR.ORER flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to the RDR register.
4. When reception finishes successfully, receive data is transferred to the RDR register. If the SCR.RIE bit is 1 at this time, an RXI interrupt request is generated. Continuous reception is enabled by reading the receive data transferred to the RDR register in this RXI interrupt handling routine before reception of the next receive data is completed. Reading out the received data that have been transferred to the RDR register causes the RTSn# pin to output the low level (when the RTS function is in use).



**Figure 33.29 Example of Operation for Serial Reception in Clock Synchronous Mode (1)  
(When RTS Function is Not Used)**



**Figure 33.30 Example of Operation for Serial Reception in Clock Synchronous Mode (2) (When RTS Function is Used)**

Data transfer cannot be resumed while a receive error flag is 1. Accordingly, clear the ORER, FER, and PER flags in the SSR register before resuming reception. Moreover, be sure to read the RDR register during overrun error processing. When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because received data which has not yet been read may be left in the RDR register.

Figure 33.31 shows a sample flowchart for serial data reception.




Figure 33.31 Example Flowchart of Serial Reception in Clock Synchronous Mode


### 33.5.6 Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode)

Figure 33.32 shows a sample flowchart for simultaneous serial transmit and receive operations in clock synchronous mode.

After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations.

To switch from transmit mode to simultaneous transmit and receive mode, check that the SSR.TEND flag is 1, and then initialize the SCR register. Then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.

To switch from receive mode to simultaneous transmit and receive mode, check that the SCI has finished reception, and then set the RIE and RE bits to 0. Then check that the receive error flags (ORER, FER, and PER in the SSR register) are 0, and then set the TIE, RIE, TE, and RE bits in the SCR register to 1 simultaneously by a single instruction.



**Figure 33.32 Example Flowchart of Simultaneous Serial Transmission and Reception in Clock Synchronous Mode**

### 33.6 Operation in Smart Card Interface Mode

The SCI supports smart card (IC card) interfaces conforming to ISO/IEC 7816-3 (standard for Identification Cards), as an extended function of the SCI.

Smart card interface mode can be selected using the appropriate register.


#### 33.6.1 Sample Connection

Figure 33.33 shows a sample connection between a smart card (IC card) and this MCU.

As in the figure, since this MCU communicates with an IC card using a single transmission line, interconnect the TXDn and RXDn pins and pull up the data transmission line to VCC using a resistor.

Setting the TE and RE bits in the SCR register to 1 with an IC card disconnected enables closed transmission/reception allowing self-diagnosis.

To supply an IC card with the clock pulses generated by the SCI, input the SCKn pin output to the CLK pin of an IC card. The output port of the this MCU can be used to output a reset signal.



**Figure 33.33 Sample Connection with a Smart Card (IC Card)**

### 33.6.2 Data Format (Except in Block Transfer Mode)

Figure 33.34 shows the data transfer formats in smart card interface mode.

- One frame consists of 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring 1 bit) is secured as a guard time from the end of the parity bit until the start of the next frame.
- If a parity error is detected during reception, a low-level error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically retransmitted after at least 2 etu.




Figure 33.34 Data Formats in Smart Card Interface Mode

For communications with IC cards of the direct convention type and inverse convention type, follow the procedure below.

### (1) Direct Convention Type

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB first as the start character, as shown in Figure 33.35. Therefore, data in the start character in the figure is 3Bh. When using the direct convention type, write 0 to both the SDIR and SINV bits in the SCMR register. Write 0 to the SMR.PM bit in order to use even parity, which is prescribed by the smart card standard.




Figure 33.35 Direct Convention (SCMR.SDIR bit = 0, SCMR.SINV bit = 0, SMR.PM bit = 0)

### (2) Inverse Convention Type

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB first as the start character, as shown in Figure 33.36. Therefore, data in the start character in the figure is 3Fh. When using the inverse convention type, write 1 to both the SDIR and SINV bits in the SCMR register. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SINV bit of this MCU only inverts data bits D7 to D0, write 1 to the SMR.PM bit to invert the parity bit for both transmission and reception.




Figure 33.36 Inverse Convention (SCMR.SDIR bit = 1, SCMR.SINV bit = 1, SMR.PM bit = 1)

## 33.6.3 Block Transfer Mode

Block transfer mode is different from non-block transfer mode in the following respects.

- Even if a parity error is detected during reception, no error signal is output. Since the SSR.PER flag is set by error detection, clear the PER flag before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time from the end of the parity bit until the start of the next frame.
- Since the same data is not retransmitted during transmission, the SSR.TEND flag is set 11.5 etu after transmission start.
- In block transfer mode, the SSR.ERS flag indicates the error signal status as in non-block transfer mode, but the flag is read as 0 because no error signal is transferred.

### 33.6.4 Receive Data Sampling Timing and Reception Margin

Only the base clock generated by the on-chip baud rate generator can be used as a transmit/receive clock in smart card interface mode.

In this mode, the SCI can operate on a base clock with a frequency of 32, 64, 372, 256, 93, 128, 186, or 512 times the bit rate according to the settings of the SCMR.BCP2 bit and the SMR.BCP[1:0] bits.

For data reception, the falling edge of the start bit is sampled with the base clock to perform synchronization. Receive data is sampled on the 16th, 32nd, 186th, 128th, 46th, 64th, 93rd, and 256th rising edges of the base clock so that it can be latched at the middle of each bit as shown in Figure 33.37. The reception margin here is determined by the following formula.

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100 (\%)$$

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)


D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception margin is determined by the formula below.

$$M = \{0.5 - 1/(2 \times 372)\} \times 100 (\%) = 49.866 (\%)$$



**Figure 33.37 Receive Data Sampling Timing in Smart Card Interface Mode  
(When Clock Frequency is 372 Times the Bit Rate)**

### 33.6.5 SCI Initialization (Smart Card Interface Mode)

Initialize the SCI following the example of flowchart shown in Figure 33.38.

Initialize the SCR and SSR registers before switching from transmit mode to receive mode and vice versa. When not changing the bit rate, it is not necessary to set the CKE[1:0] bits to 00b. Even if the RE bit is set to 0, the RDR register is not initialized.

To change receive mode to transmit mode, first check that reception has completed, and then execute steps [1] and [3] in Figure 33.38. Set TE = 1 and RE = 0 at step [11]. Reception completion can be verified by reading the RXI request, SSR.ORER, or SSR.PER flag.

To change transmit mode to receive mode, first check that transmission has completed, and then execute steps [1] and [3] in Figure 33.38. Set TE = 0 and RE = 1 at step [11]. Transmission completion can be verified by reading the SSR.TEND flag.





Figure 33.38 Example of SCI Initialization Flowchart (Smart Card Interface Mode)


Figure 33.39 shows an example of data transmission when the SCI is set to smart card interface mode according to the flow described in Figure 33.38 after a reset. When the pin functions are set to the SCK and TXD pins, they are still high-impedance because the SCR.CKE[0] and SCR.TE bits are 0. When the CKE[0] bit is set to 1, clock is output from the SCK pin. When the transmit data is written after setting the TE bit to 1, a data transmission starts. After the TE bit is set to 1, one frame of high-impedance is output from TXD pin (internal wait time) and then the data transmission starts. In smart card interface mode, the clock is continuously output while the CKE[0] bit is set to 1 (clock output) even if both the TE and RE bits are set to 0.



**Figure 33.39 Example of Data Transmission Timing in Smart Card Interface Mode**

### 33.6.6 Serial Data Transmission (Except in Block Transfer Mode)


Serial data transmission in smart card interface mode (except in block transfer mode), in that an error signal is sampled and data can be retransmitted, is different from that in non-smart card interface mode. Figure 33.40 shows the data retransmit operation during transmission.



**Figure 33.40 Data Retransmit Operation in SCI Transmit Mode**

- (1) When an error signal from the receiver end is sampled after one-frame data has been transmitted, the SSR.ERS flag is set to 1. If the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the ERS flag before the next parity bit is sampled.
- (2) For a frame in which an error signal is received, the SSR.TEND flag is not set. Data is retransferred from the TDR register to the TSR register allowing automatic data retransmission.
- (3) If no error signal is returned from the receiver, the ERS flag is not set to 1.
- (4) In this case, the SCI judges that transmission of one-frame data (including retransmission) has been completed, and the TEND flag is set. If the SCR.TIE bit is 1 at this time, a TXI interrupt request is generated. Writing transmit data to the TDR register starts transmission of the next data.

Figure 33.41 shows a sample flowchart of serial transmission.



**Figure 33.41 Sample Smart Card Interface Transmission Flowchart**


All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. When the SSR.TEND flag is set to 1 in transmission, if the SCR.TIE bit is 1, a TXI interrupt request is generated. The DTC or DMAC is activated by a TXI interrupt request if the TXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of transmit data. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During this retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, since the ERS flag is not automatically cleared, set the RIE bit to 1 beforehand to enable an ERI interrupt request to be generated at error occurrence, and clear the ERS flag.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings.

For DTC or DMAC settings, refer to section 19, Data Transfer Controller (DTCa), section 18, DMA Controller (DMACA).


Note that the SSR.TEND flag is set in different timings depending on the SMR.GM bit setting. Figure 33.42 shows the TEND flag generation timing.



**Figure 33.42 SSR.TEND Flag Generation Timing during Transmission**

### 33.6.7 Serial Data Reception (Except in Block Transfer Mode)


Serial data reception in smart card interface mode is similar to that in non-smart card interface mode. Figure 33.43 shows the data retransmit operation in receive mode.



**Figure 33.43 Data Retransmit Operation in SCI Receive Mode (Data Retransmit Operation during Reception)**

- (1) If a parity error is detected in receive data, the SSR.PER flag is set to 1. When the SCR.RIE bit is 1 at this time, an ERI interrupt request is generated. Clear the PER flag before the next parity bit is sampled.
- (2) For a frame in which a parity error is detected, no RXI interrupt is generated.
- (3) When no parity error is detected, the SSR.PER flag is not set to 1.
- (4) In this case, data is determined to have been received successfully. When the SCR.RIE bit is 1, an RXI interrupt request is generated.

Figure 33.44 shows a sample flowchart for serial data reception.



**Figure 33.44 Sample Smart Card Interface Reception Flowchart**

All the processing steps are automatically performed using an RXI interrupt request to activate the DTC or DMAC.

In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated. The DTC or DMAC is activated by an RXI interrupt request if the RXI interrupt request is specified as a source of DTC or DMAC activation beforehand, allowing transfer of receive data.

If an error occurs during reception and either the ORER or PER flag in the SSR register is set to 1, a receive error interrupt (ERI) request is generated. Clear the error flag after the error occurrence. If an error occurs, the DTC or DMAC is not activated and receive data is skipped. Therefore, the number of bytes of receive data specified in the DTC or DMAC is transferred.

Even if a parity error occurs and the PER flag is set to 1 during reception, receive data is transferred to the RDR register, thus allowing the data to be read.

When a reception is forcibly terminated by setting the SCR.RE bit to 0 during operation, read the RDR register because the received data which has not yet been read may be left in the RDR register.


Note 1. For operations in block transfer mode, refer to section 33.3, Operation in Asynchronous Mode.

### 33.6.8 Clock Output Control

Clock output can be fixed to high or low using the SCR.CKE[1:0] bits when the SMR.GM bit is 1. When the CKE[1:0] bits are set to 01b (clock output), the base clock is output from the SCK pin. For the settings of the base clock frequency (bit rate), refer to section 33.2.11, Bit Rate Register (BRR). When the CKE[1:0] bits are set to 00b (output fixed low) or 10b (output fixed to high), the SCK pin can be fixed to low or high.

Figure 33.45 shows a timing chart when the clock output is controlled.

If changing the CKE[1:0] bits while the SMR.GM bit is 0 (non-GSM mode), a pulse of unexpected width may output from SCK pin because the result is immediately reflected to the SCK pin.



**Figure 33.45** Clock Output Control

### 33.7 Operation in Simple I<sup>2</sup>C Mode

Simple I<sup>2</sup>C-bus format is composed of 8 data bits and an acknowledge bit. By continuing into a slave-address frame after a start condition or restart condition, a master device is able to specify a slave device as the partner for communications. The currently specified slave device remains valid until a new slave device is specified or a stop condition is satisfied. The 8 data bits in all frames are transmitted in order from the MSB.

The I<sup>2</sup>C-bus format and timing of the I<sup>2</sup>C-bus are shown in Figure 33.46 and Figure 33.47.




Figure 33.46 I<sup>2</sup>C-bus Format




Figure 33.47 I<sup>2</sup>C-bus Timing (When SLA is 7 Bits)

- S: Indicates a start condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level.
- SLA: Indicates a slave address, by which the master device selects a slave device.
- R/W#: Indicates the direction of transfer (reception or transmission). The value 1 corresponds to transfer from the slave device to the master device and 0 corresponds to transfer from the master device to the slave device.
- A/A#: Indicates an acknowledge bit. This is returned by the slave device for master transmission and by the master device for master reception. Return of the low level indicates ACK and return of the high level indicates NACK.
- Sr: Indicates a restart condition, i.e. the master device changing the level on the SSDAn line from the high to the low level while the SSCLn line is at the high level and after the setup time has elapsed.
- DATA: Indicates the data being received or transmitted.
- P: Indicates a stop condition, i.e. the master device changing the level on the SSDAn line from the low to the high level while the SSCLn line is at the high level.

### 33.7.1 Generation of Start, Restart, and Stop Conditions

Writing 1 to the SIMR3.IICSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept in the released state.
- The hold time for the start condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICSTAREQ bit is set (to 0), and a start-condition generated interrupt is output.


Writing 1 to the SIMR3.IICRSTAREQ bit causes the generation of a start condition. The generation of a start condition proceeds through the following operations.

- The SSDAn line is released and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSDAn line falls (from the high level to the low level).
- The hold time for the restart condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The level on the SSCLn line falls (from the high level to the low level), the SIMR3.IICRSTAREQ bit is set (to 0), and a restart-condition generated interrupt is output.

Writing 1 to the SIMR3.IICSTPREQ bit causes the generation of a stop condition. The generation of a stop condition proceeds through the following operations.

- The level on the SSDAn line falls (from the high level to the low level) and the SSCLn line is kept at the low level.
- The period at low level for the SSCLn line is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSCLn line is released (transition from the low to the high level).
- Once the high level on the SSCLn line is detected, the setup time for the stop condition is secured as half of a bit period at the bit rate determined by the setting of the BRR.
- The SSDAn is released (transition from the low to the high level), the SIMR3.IICSTPREQ bit is set (to 0), and a stop-condition generated interrupt is output.

Figure 33.48 shows the timing of operations in the generation of start, restart, and stop conditions.



**Figure 33.48** Timing of Operations in the Generation of Start, Restart, and Stop Conditions

### 33.7.2 Clock Synchronization

The SSCLn line may be placed at the low level in the case of a wait inserted by a slave device as the other side of transfer. Setting the SIMR2.IICCSC bit to 1 applies control to obtain synchronization when the levels of the internal SSCLn clock signal and the level being input on the SSCLn pin differ.

When the SIMR2.IICCSC bit is set to 1, the level of the internal SSCLn clock signal changes from low to high, counting to determine the period at high level is stopped while the low level is being input on the SSCLn pin, and counting to determine the period at high level starts after the transition of the input on the SSCLn pin to the high level. The interval from this time until counting to determine the period at high level starts on the transition of the SSCLn pin to the high level is the total of the delay of SSCLn output, delay for noise filtering of the input on the SSCLn pin (2 or 3 cycles of sampling clock for the noise filter), and delay for internal processing (1 or 2 cycles of PCLK). The period at high level of the internal SSCLn clock is extended even if other devices are not placing the low level on the SSCLn line. If the SIMR2.IICCSC bit is 1, synchronization is obtained for the transmission and reception of data by taking the logical AND of the input on the SSCLn pin and the internal SSCLn clock. If the SIMR2.IICCSC bit is 0, synchronization with the internal SSCLn clock is obtained for the transmission and reception of data.

If a slave device inserts a period of waiting into the interval until the transition of the internal SSCLn clock signal from the low to the high level after a request for the generation of a start, restart, or stop condition is issued, the time until generation is prolonged by that period.

If a slave device inserts a period of waiting after the transition of the internal SSCLn clock signal from the low to the high level, although the generation-completed interrupt is issued without stopping the period of waiting, generation of the condition itself is not guaranteed. Figure 33.49 shows an example of operations to synchronize the clocks.




Figure 33.49 Example of Operations for Clock Synchronization

### 33.7.3 SSDA Output Delay

The SIMR1.IICDL[4:0] bits can be used to set a delay for output on the SSDAn pin relative to falling edges of output on the SSCLn pin. Delay-time settings from 0 to 31 are selectable, representing periods of the corresponding numbers of cycles of the clock signal from the on-chip baud rate generator (derived by frequency-dividing the base clock, PCLK, by the divisor selected by the SMR.CKS[1:0] bits). A delay for output on the SSDAn pin is for the start condition/restart condition/stop condition signal, 8-bit transmit data, and an acknowledge bit.

If the SSDA output delay is shorter than the time for the level on the SSCLn pin to fall, the change of the output on the SSDAn pin will start while the output level on the SSCLn pin is falling, creating a possibility of erroneous operation for slave devices. Ensure that settings for the delay of output on the SSDAn pin are for times greater than the time output on the SSCLn pin takes to fall (300 ns for I<sup>2</sup>C-bus in normal mode and fast mode).

Figure 33.50 shows the timing of delays in SSDA output.





Figure 33.50 Timing of Delays in SSDA Output

### 33.7.4 SCI Initialization (Simple I<sup>2</sup>C Mode)

Before transferring data, write the initial value (00h) to the SCR register and initialize the interface following the example shown in Figure 33.51.

When changing the operating mode, transfer format, and so on, be sure to set the SCR register to its initial value before proceeding with the changes.

In simple I<sup>2</sup>C mode, the open-drain setting for the communication ports should be made on the port side.




**Figure 33.51 Example of the Flowchart of SCI Initialization (for Simple I<sup>2</sup>C Mode)**

### 33.7.5 Operation in Master Transmission (Simple I<sup>2</sup>C Mode)

Figure 33.52 and Figure 33.53 show examples of operations in master transmission and Figure 33.54 is a flowchart showing the procedure for data transmission. Refer to Table 33.33 for more information on the STI interrupt.


When 10-bit slave addresses are in use, steps [3] and [4] in Figure 33.54 are repeated twice.

In simple I<sup>2</sup>C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.




**Figure 33.52 Example 1 of Operations for Master Transmission in Simple I<sup>2</sup>C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)**

When the SIMR2.IICINTM bit is set to 0 (use ACK/NACK interrupts) during master transmission, the DTC or DMAC is activated by the ACK interrupt as the trigger and necessary number of data bytes are transmitted. When the NACK is received, error processing, such as transmission stop and retransmission, is performed by the NACK interrupt as the trigger.



**Figure 33.53 Example 2 of Operations for Master Transmission in Simple I<sup>2</sup>C-bus Mode (with 7-Bit Slave Addresses, ACK Interrupts, and NACK Interrupts in Use)**




**Figure 33.54 Example of the Procedure for Master Transmission Operations in Simple I<sup>2</sup>C Mode (with Transmission Interrupts and Reception Interrupts in Use)**

### 33.7.6 Master Reception (Simple I<sup>2</sup>C Mode)


Figure 33.55 shows an example of operations in simple I<sup>2</sup>C mode master reception and Figure 33.56 is a flowchart showing the procedure for master reception.

The value of the SIMR2.IICINTM bit is assumed to be 1 (use reception and transmission interrupts).

In simple I<sup>2</sup>C mode, the transmit data empty interrupt (TXI) is generated when communication of one frame is completed, unlike the TXI interrupt request generation timing during clock synchronous transmission.



**Figure 33.55 Example of Operations for Master Reception in Simple I<sup>2</sup>C-bus Mode (with 7-Bit Slave Addresses, Transmission Interrupts, and Reception Interrupts in Use)**



### 33.7.7 Recovery from Bus Hang-up

If the bus is stuck by an abnormal state in SCI because of the communication error, reset the SCI according to the following steps and release the bus.

- (1) Set the SCR.TE and RE bit to 0 at the same time to reset SCI.
- (2) Set the SIMR3 register to F0h to release the bus.
- (3) If the SSR.RDRF flag is 1, dummy-read the RDR register to clear the flag.
- (4) Set the SCR.TE and RE bit to 1 at the same time.

### 33.8 Operation in Simple SPI Mode

As an extended function, the SCI supports a simple SPI mode that handles transfer among one or multiple master devices and multiple slave devices.

Making the settings for clock synchronous mode (SCMR.SMIF = 0, SIMR1.IICM = 0, SMR.CM = 1) plus setting the SPMR.SSE bit to 1 places the SCI in simple SPI mode. However, the SS pin function on the master side is unnecessary for connection of the device used as the master in simple SPI mode when the configuration only has a single master, so set the SPMR.SSE bit to 0 in such cases.

Figure 33.57 shows an example of connections for simple SPI mode. Control a general port pin to produce the SS output signal from the master.

In simple SPI mode, data are transferred in synchronization with clock pulses in the same way as in clock synchronous mode. One character of data for transfer consists of 8 bits of data, and parity bits cannot be appended to this. The data can be inverted by setting the SCMR.SINV bit to 1.

Since the receiver and transmitter are independent of each other within the SCI module, full-duplex communications are possible, with a common clock signal. Furthermore, since both the transmitter and receiver have a double-buffered structure, writing of further transmit data while transmission is in progress and reading of previously received data while reception is in progress are both possible. Continuous transfer is thus possible.




Figure 33.57 Example of Connections via a Simple SPI Mode (In Single Master Mode, SPMR.SSE Bit = 0)

### 33.8.1 States of Pins in Master and Slave Modes

The direction (input or output) of pins for the simple SPI mode interface differs according to whether the device is a master (SCR.CKE[1:0] = 00b or 01b and SPMR.MSS = 0) or slave (SCR.CKE[1:0] = 10b or 11b and SPMR.MSS = 1). Table 33.29 lists the states of pins according to the mode and the level on the SSn# pin.

**Table 33.29 States of Pins by Mode and Input Level on the SSn# Pin**

| Mode          | Input on SSn# Pin                       | State of SMOSIn Pin                       | State of SMISOn Pin                       | State of SCKn Pin             |
|---------------|-----------------------------------------|-------------------------------------------|-------------------------------------------|-------------------------------|
| Master mode*1 | High level<br>(transfer can proceed)    | Output for data<br>transmission*2         | Input for received data                   | Clock output*3                |
|               | Low level<br>(transfer cannot proceed)  | High-impedance                            | Input for received data<br>(but disabled) | High-impedance                |
| Slave mode    | High level<br>(transfer cannot proceed) | Input for received data<br>(but disabled) | High-impedance                            | Clock input<br>(but disabled) |
|               | Low level<br>(transfer can proceed)     | Input for received data                   | Output for data<br>transmission           | Clock input                   |

Note 1. When there is only a single master (SPMR.SSE = 0), transfer is possible regardless of the input level on the SSn# pin (this is equivalent to input of a high level on the SSn# pin). Since the SSn# pin function is not required, the pin is available for other purposes.

Note 2. The SMOSIn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE bit = 0).

Note 3. The SCKn pin output is in the high-impedance state when serial transmission is disabled (SCR.TE and RE bits = 00b) in a multi-master configuration (SPMR.SSE = 1).

### 33.8.2 SS Function in Master Mode

Setting the SCR.CKE[1:0] bits to 00b and the SPMR.MSS bit to 0 selects master operation. The SSn# pin is not used in single-master configurations (SPMR.SSE = 0), so transmission or reception can proceed regardless of the value of the SSn# pin.

When the level on the SSn# pin is high in a multi-master configuration (SPMR.SSE = 1), a master device outputs clock signals from the SCKn pin before starting transmission or reception to indicate that there are no other masters or another master is performing reception or transmission. When the level on the SSn# pin is low in a multi-master configuration (SPMR.SSE = 1), there are other masters, and this indicates that transmission or reception is in progress. At this time the SMOSIn output and SCKn pins will be placed in the high-impedance state and starting transmission or reception will not be possible. Furthermore, the value of the SPMR.MFF bit will be 1, indicating a mode fault error. In a multi-master configuration, start error processing by reading SPMR.MFF flag. Also, even if a mode fault error occurs while transmission or reception is in progress, transmission or reception will not be stopped, but the SMOSIn and SCKn pin output will be placed in the high-impedance state after the completion of the transfer.

Control a general port pin to produce the SS output signal from the master.

### 33.8.3 SS Function in Slave Mode

Setting the SCR.CKE[1:0] bits to 10b and the SPMR.MSS bit to 1 selects slave operation. When the level on the SSn# pin is high, the SMISOn output pin will be in the high-impedance state and clock input through the SCKn pin will be ignored. When the level on the SSn# pin is low, clock input through the SCKn pin will be effective and transmission or reception can proceed.

If the input on the SSn# pin changes from low to high level during transmission or reception, the SMISOn output pin will be placed in the high-impedance state. Meanwhile, the internal processing for transmission or reception will continue at the rate of the clock input through the SCKn pin until processing for the character currently being transmitted or received is completed, after which it stops. At that time, an interrupt (the appropriate one from among TXI, RXI, and TEI) will be generated.

### 33.8.4 Relationship between Clock and Transmit/Receive Data

The CKPOL and CKPH bits in the SPMR register can be used to set up the clock for use in transmission and reception in four different ways. The relation between the clock signal and the transmission and reception of data is shown in Figure 33.58. The relation is the same for both master and slave operation.




Figure 33.58 Relation between Clock Signal and Transmit/Receive Data in Simple SPI Mode

### 33.8.5 SCI Initialization (Simple SPI Mode)

The procedure is the same as for initialization in clock synchronous mode Figure 33.24, Sample SCI Initialization Flowchart. The CKPOL and CKPH bits in the SPMR register must be set to ensure that the kind of clock signal they select is suitable for both master and slave devices.

For initialization, changes to the operating mode, changes to the transfer format, and so on, initialize the SCR register before proceeding with changes.

As well as setting the RE bit to 0, note that the SSR. ORER, FER, and PER flags, as well as the RDR register, are not initialized.

### 33.8.6 Transmission and Reception of Serial Data (Simple SPI Mode)

In master operation, ensure that the SSn# pin of the slave device on the other side of the transfer is at the low level before starting the transfer and at the high level on completion of the transfer. Otherwise, the procedures are the same as in clock synchronous mode.


## 33.9 Bit Rate Modulation Function

The bit rate modulation function corrects the bit rate by thinning out the specified amount of clocks from those input to the baud rate generator.

When the SEMR.BRME bit is 1, the baud rate generator validates and counts the average interval of the number of clocks set in the MDDR register out of the total 256 clocks input.

Figure 33.59 assumes the SCI is in asynchronous mode, bits SMR.CKS[1:0] are 00b, the BRR register is 00h, and the MDDR register is 160. In this example, the cycle of the base clock is evenly corrected to 256/160, and the bit rate is corrected to 160/256. Note that there is an imbalance in thinning out the internal clock, and expansion and contraction occur in the pulse width of the base clock.

**Note:** Do not use this function in clock synchronous mode and in the highest speed settings in simple SPI mode (SMR.CKS[1:0] = 00b, SCR.CKE[1] = 0, and BRR = 0).



**Figure 33.59 Example of the Base Clock When the Bit Rate Modulation Function is Used**


The input of a clock signal with a shorter period to the baud rate generator reduces difference in the generated base clock period and, since the division ratio of the baud rate generator also becomes larger, reduces difference in the length of the 1-bit period.

### 33.10 Extended Serial Mode Control Section: Description of Operation

#### 33.10.1 Serial Transfer Protocol

The extended serial mode control section of the SCI12 can realize the serial transfer protocol composed of Start Frames and Information Frames that is shown in Figure 33.60.

A Start Frame is composed of a Break Field, Control Field 0, and Control Field 1. An Information Frame is composed of a number of Data Fields, a CRC16 Upper Field, and a CRC16 Lower Field.



**Figure 33.60 Protocol for Serial Transfer by the Extended Serial Mode Control Section**


### 33.10.2 Transmitting a Start Frame

Figure 33.61 shows an example of operations to transmit a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 33.62 and Figure 33.63 are flowcharts for the transmission of a Start Frame.

Operations when the extended serial mode control section is to be used to transmit a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

- (1) With Break Field low width output mode as the operating mode for the timer, writing 1 to the TCR.TCST bit starts counting by the timer, and the low level will be output from the TXDX12 pin over the period corresponding to registers TCNT and TPRE settings.
- (2) The output on the TXDX12 pin is inverted when the timer counter underflows, and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
- (3) Write 0 to the TCR.TCST bit to stop counting by the timer, and send the data for Control Field 0. After the Break Field low width output, stop counting before the next underflow occurs.
- (4) When the data for Control Field 0 have been transmitted, the data for Control Field 1 is transmitted.
- (5) When the data for Control Field 1 have been transmitted, an Information Frame is transmitted.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.



**Figure 33.61** Example of Operations When Transmitting a Start Frame




Figure 33.62 Example of Start Frame Transmission (1/2)




Figure 33.63 Example of Start Frame Transmission (2/2)

### 33.10.3 Receiving a Start Frame

The extended serial mode control section is capable of receiving Start Frames with the structures listed in Table 33.30.

**Table 33.30 Structures of Start Frames**





Figure 33.64 shows an example of operations to receive a Start Frame, which is composed of the Break Field low width, Control Field 0, and Control Field 1. Figure 33.65 and Figure 33.66 are flowcharts for the reception of a Start Frame, and Figure 33.67 is a state transition diagram when receiving a Start Frame.

Operations when the extended serial mode control section is to be used to receive a Start Frame are as listed below. Be sure to use the SCI12 in asynchronous mode.

- (1) With Break Field low width detection mode as the operating mode for the timer, writing 1 to the CR3.SDST bit enables detection of the Break Field low width.
- (2) Low-level input on the RXDX12 pin continuing over a period longer than that corresponding to the settings of registers TCNT and TPRES is detected as the Break Field low width. At this time, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.
- (3) When the input from the RXDX12 pin goes high after the Break Field low width, the CR0.RXDSF flag becomes 0 and reception of Control Field 0 starts.
- (4) If the data received in Control Field 0 match the data set in the CF0DR register, the STR.CF0MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF0MIE bit is 1. Reception of Control Field 1 starts after that. If the data received in Control Field 0 do not match the data set in the CF0DR register, a transition to the state prior to Break Field low width detection proceeds.
- (5) If the data received in Control Field 1 match the data set in registers PCF1DR and SCF1DR, the STR.CF1MF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.CF1MIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR, a transition to the state prior to Break Field low width detection proceeds.

Omit the Break Field and Control Field 0 to suit the structure of the Start Frame.



**Figure 33.64** Example of Operations at the Time of Start Frame Reception




Figure 33.65 Sample Flowchart for Reception of a Start Frame (1)





Figure 33.66 Sample Flowchart for Reception of a Start Frame (2)

**Figure 33.67 State Transitions When Receiving a Start Frame**


### 33.10.3.1 Priority Interrupt Bit

Figure 33.68 shows an example of operation in Start Frame reception where a priority interrupt bit is in use. Setting the CR1.PIBE bit to 1 enables the use of a priority interrupt bit.

Operations of the extended serial mode control section in start Frame reception where a priority interrupt bit is in use are as described below.

Steps (1) to (4) are the same as in Figure 33.64, for Start Frame reception.

- (5) If the value of the bit selected by the CR1.PIBS[2:0] bits matches the corresponding bit in the PCF1DR register, the STR.PIBDF flag is set to 1. An SCIX1 interrupt is also generated if the value of the ICR.PIBDIE bit is 1. Transfer of the Information Frame starts after that. If the data received in Control Field 1 do not match the data set in either or both of registers PCF1DR and SCF1DR and the priority interrupt bit is not detected, a transition to the state prior to Break Field low width detection proceeds.




**Figure 33.68** Example of Operations When Receiving a Start Frame While the CR1.PIBE Bit is 1

### 33.10.4 Detection of Bus Collisions

Detection of bus collisions operate for cases where output of the Break Field low width and transmission of data are in progress when the ESMER.ESME bit and the SCI.TE bit are set to 1.


Figure 33.69 shows an example of operations with bus collision detection. Signals output through TXDX12 and input through RXDX12 are sampled with the bus collision detection clock set with the CR2.BCCS[1:0] bits as the sampling clock, and the STR.BCDF flag is set to 1 if the signals fail to match three times in a row. An SCIX2 interrupt is also generated if the value of the ICR.BCDIE bit is 1.



**Figure 33.69** Example of Operations with Bus Collision Detection

### 33.10.5 Digital Filter for Input on the RXDX12 Pin

Signals input through the RXDX12 pin can be passed through a digital filter before they are conveyed to the internal circuits. The digital filter consists of three flip-flop circuit stages connected in series and a match-detecting circuit. The CR2.DFCS[2:0] bits select the sampling clock for the RXDX12 pin input signals. If the outputs of all three latches match, the given level is conveyed to subsequent circuits. If the levels do not match, the previous value is retained. In other words, levels are confirmed as being the signal if they are retained for at least three cycles of the sampling clock but judged to be noise rather than changes in the signal level if they change within three cycles of the sampling clock. Figure 33.70 shows an example of operations with the digital filter.




**Figure 33.70** Example of Operations with the Digital Filter

### 33.10.6 Bit Rate Measurement

The bit rate measurement function measures the intervals between rising and falling edges and between falling and rising edges of the signal input from the RXDX12 pin. Figure 33.71 shows an example of operations for bit rate measurement.


- (1) Writing 1 to the CR0.BRME bit enables bit rate measurement. Only set the BRME bit to 1 when you wish to proceed with bit rate measurement. Furthermore, bit rate measurement will not proceed during a Break Field, even if the BRME bit is set to 1.
- (2) After detection of the Break Field low width, bit rate measurement starts when the level input on the RXDX12 pin becomes high.
- (3) Once bit rate measurement has started, counter values from the timer are retained in the read buffers on the input of valid edges from the RXDX12 pin (rising and falling edges) and the counter is reloaded. An SCIX3 interrupt is also generated if the value of the ICR.AEDIE bit is 1. Retention by registers TCNT and TPRES is released by reading these registers.
- (4) The bit rate as calculated from the values counted during intervals between valid edges can be used for adjusting the rate by changing the settings of the BRR register. To disable the bit rate measurement after a match with Control Field 1, write 0 to the CR0.BRME bit.



**Figure 33.71** Example of Operations for Bit Rate Measurement

### 33.10.7 Selectable Timing for Sampling Data Received through RXDX12

The extended serial mode control section provides a way of adjusting the timing for the sampling of data received through the RXDX12 pin by setting the CR2.RTS[1:0] bits to select the rising edges of 8th, 10th, 12th, or 14th cycle of the base clock. If the value of the SEMR.ABCS bit is 1, the bits select the rising edges of 4th, 5th, 6th, or 7th cycle of the base clock. Figure 33.72 shows timing for the sampling of data received through RXDX12.



**Figure 33.72** Timing for Sampling of Data Received through RXDX12

### 33.10.8 Timer

The timer has the following operating modes.

#### (1) Break Field Low Width Output Mode

This mode is for output through the TXDX12 pin of the low level over the Break Field low width at the transmission of a Start Frame. Setting the TMR.TOMS[1:0] bits to 10b switches operation to Break Field low width output mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the output on the TXDX12 pin goes to the low level and counting starts. When the timer underflows, the output on the TXDX12 pin goes to the high level and the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. When 0 is written to the TCR.TCST bit, counting stops after reloading of registers TPRES and TCNT. After output of the Break Field low width is completed, stop the timer before it underflows again. Figure 33.73 shows an example of operations in Break Field low width output mode.




Figure 33.73 Example of Operations in Break Field Low Width Output Mode

## (2) Break Field Low Width Determination Mode

This mode is for determining the Break Field low width in the input signal on the RXDX12 pin at the reception of a Start Frame. Setting the TMR.TOMS[1:0] bits to 01b switches operation to Break Field low width determination mode. The TMR.TCSS[2:0] bits select the clock source for the counter. When the TCR.TCST bit is set to 1, the interface enters the Break Field low width determinable state. Determination starts when a low level is input from the RXDX12 pin. When a high level is then input on the RXDX12 pin, registers TPRE and TCNT are reloaded and the interface enters the Break Field low width determinable state. When the timer underflows during Break Field low width determination, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1. If an underflow of the timer during data transfer cause a problem in the form of interrupt generation, stop the timer after Break Field low width determination. Figure 33.74 shows an example of operations in Break Field low width output mode.




Figure 33.74 Example of Operations in Break Field Low Width Determination Mode

## (3) Timer Mode

This mode is for counting cycles of the internal clock as the clock source. Setting the TMR.TOMS[1:0] bits to 00b switches operation to timer mode. The TMR.TCSS[2:0] bits select the clock source for the counter. Counting starts when 1 is written to the TCR.TCST bit and stops when 0 is written to the TCST bit. Registers TPRE and TCNT both count down. The TPRE register counts cycles of the clock source for counting, and underflows of the TPRE register provide the clock source for counting by the TCNT register. When the timer underflows, the STR.BFDF flag is set to 1. An SCIX0 interrupt is also generated if the value of the ICR.BFDIE bit is 1.

### 33.11 Noise Cancellation Function

Figure 33.75 shows the configuration of the noise filter used for noise cancellation. The noise filter consists of two stages of flip-flop circuits and a match-detection circuit. When the level on the pin matches in three consecutive samples taken at the set sampling interval, the matching level continues to be conveyed internally until the level on the pin again matches in three consecutive samples.

In asynchronous mode, the noise cancellation function can be applied on the RXDn input signal. The period of the base clock ( $1/16$ th of a bit-period when SEMR.ABCS = 0 and  $1/8$ th of a bit-period when SEMR.ABCS = 1) is the sampling interval.

In simple I<sup>2</sup>C mode, the noise cancellation function can be applied on the SSDAn and SSCLn input signals. The sampling clock is the clock signal produced by frequency-dividing the signal from the clock source for the internal baud-rate generator by one, two, four, or eight as selected by the setting of the SNFR.NFCS[2:0] bits.

If the base clock is stopped with the noise filter enabled and then the clock input is started again, the noise filter operation resumes from where the clock was stopped. If SCR.TE and SCR.RE are set to 0 during base clock input, all of the noise filter flip-flop values are initialized to 1. Accordingly, if the input data is 1 when reception operation resumes, it is determined that a level match is detected and is conveyed to the internal signal. When the level being input corresponds to 0, the initial output of the noise filter is retained until the level matches in three consecutive samples.




Figure 33.75 Block Diagram of Digital Noise Filter

## 33.12 Interrupt Sources

### 33.12.1 Buffer Operations for TXI and RXI Interrupts

If the conditions for a TXI and RXI interrupt are satisfied while the interrupt status flag in the interrupt controller is 1, the SCI does not output the interrupt request but retains it internally (with a capacity for retention of one request per source). When the value of the interrupt status flag in the interrupt controller becomes 0, the interrupt request retained within the SCI is output. The internally retained interrupt request is automatically discarded once the actual interrupt is output. Clearing of the corresponding interrupt enable bit (the TIE or RIE bit in the SCR register) can also be used to discard an internally retained interrupt request.

### 33.12.2 Interrupts in Asynchronous Mode, Clock Synchronous Mode, and Simple SPI Mode

Table 33.31 lists interrupt sources in asynchronous mode, clock synchronous mode, and simple SPI mode. Individual interrupt sources can be enabled or disabled with the enable bits in the SCR register.

If the SCR.TIE bit is 1, a TXI interrupt request is generated when transmit data is transferred from the TDR or TDRL register\*<sup>1</sup> to the TSR register. A TXI interrupt request can also be generated by setting the SCR.TE bit to 1 after setting the SCR.TIE bit to 1 or by using a single instruction to set the SCR.TE and SCR.TIE bit to 1 at the same time. A TXI interrupt request can activate the DTC or DMAC to handle data transfer.

A TXI interrupt request is not generated by setting the SCR.TE bit to 1 while the setting of the SCR.TIE bit is 0 or by setting the SCR.TIE bit to 1 while the setting of the SCR.TE bit is 1.\*<sup>2</sup>

Note that setting the SCR.TE bit to 0 while the SCR.TIE bit is 1 leads to the generation of a TXI interrupt.

When new data is not written by the time of transmission of the last bit of the current transmit data and the setting of the SCR.TEIE bit is 1, the SSR.TEND flag becomes 1 and a TEI interrupt request is generated. Furthermore, when the setting of the SCR.TE bit is 1, the SSR.TEND flag retains the value 1 until further transmit data are written to the TDR or TDRL register\*<sup>1</sup>, and setting the SCR.TEIE bit to 1 leads to the generation of a TEI interrupt request.

Writing data to the TDR or TDRL register\*<sup>1</sup> leads to clearing of the SSR.TEND flag and, after a certain time, discarding of the TEI interrupt request.

If the SCR.RIE bit is 1, an RXI interrupt request is generated when received data is stored in the RDR register. An RXI interrupt request can activate the DTC or DMAC to handle data transfer.

Setting of any from among the ORER, FER, and PER flags in the SSR register to 1 while the SCR.RIE bit is 1 leads to the generation of an ERI interrupt request. An RXI interrupt request is not generated at this time. Clearing all three flags (ORER, FER, and PER) leads to discarding of the ERI interrupt request.

Note 1. In the case where asynchronous mode and 9-bit data length are selected

Note 2. To temporarily disable TXI interrupts at the time of transmission of the last of the data and so on when you wish a new round of transmission to start after handling of the transmission-completed interrupt, control disabling and enabling of the interrupt by using the interrupt request enable bit in the interrupt controller rather than using the SCR.TIE bit. This can prevent the suppression of TXI interrupt requests in the transfer of new data.

**Table 33.31 Interrupt Sources**

| Name | Interrupt Source    | Interrupt Flag    | DTC Activation | DMAC Activation |
|------|---------------------|-------------------|----------------|-----------------|
| ERI  | Receive error       | ORER, FER, or PER | Not possible   | Not possible    |
| RXI  | Receive data full   | RDRF              | Possible       | Possible        |
| TXI  | Transmit data empty | TDRE              | Possible       | Possible        |
| TEI  | Transmit end        | TEND              | Not possible   | Not possible    |

### 33.12.3 Interrupts in Smart Card Interface Mode

Table 33.32 lists interrupt sources in smart card interface mode. A transmit end interrupt (TEI) request cannot be used in this mode.

**Table 33.32 SCI Interrupt Sources**

| Name | Interrupt Source                        | Interrupt Flag    | DTC Activation | DMAC Activation |
|------|-----------------------------------------|-------------------|----------------|-----------------|
| ERI  | Receive error or error signal detection | ORER, PER, or ERS | Not possible   | Not possible    |
| RXI  | Receive data full                       | —                 | Possible       | Possible        |
| TXI  | Transmit data empty                     | TEND              | Possible       | Possible        |

Data transmission/reception using the DTC or DMAC is also possible in smart card interface mode, similar to in the normal SCI mode. In transmission, when the SSR.TEND flag is set to 1, a TXI interrupt request is generated. This TXI interrupt request activates the DTC or DMAC allowing transfer of transmit data if the TXI request is specified beforehand as a source of DTC or DMAC activation. The TEND flag is automatically set to 0 when the DTC or DMAC transfers the data.

If an error occurs, the SCI automatically retransmits the same data. During the retransmission, the TEND flag is kept to 0 and the DTC or DMAC is not activated. Therefore, the SCI and DTC or DMAC automatically transmit the specified number of bytes, including retransmission in the case of error occurrence. However, the SSR.ERS flag is not automatically cleared to 0 at error occurrence. Therefore, the ERS flag must be cleared by previously setting the SCR.RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to make settings to enable the DTC or DMAC before making SCI settings. For DTC or DMAC settings, refer to section 19, Data Transfer Controller (DTCa) and section 18, DMA Controller (DMACa).

In reception, an RXI interrupt request is generated when receive data is set to the RDR register. This RXI interrupt request activates the DTC or DMAC allowing transfer of receive data if the RXI request is specified beforehand as a source of DTC or DMAC activation. If an error occurs, the error flag is set. Therefore, the DTC or DMAC is not activated and an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.

### 33.12.4 Interrupts in Simple I<sup>2</sup>C Mode

The interrupt sources in simple I<sup>2</sup>C mode are listed in Table 33.33. The STI interrupt is allocated to the transmit end interrupt (TEI) request. The receive error interrupt (ERI) request cannot be used.

The DTC or DMAC can also be used to handle transfer in simple I<sup>2</sup>C mode.

When the value of the SIMR2.IICINTM bit is 1, an RXI request will be generated on the falling edge of the SSCLn signal for the eighth bit. If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Furthermore, a TXI request is generated on the falling edge of the SSCLn signal for the ninth bit (acknowledge bit). If the TXI has been set up as an activating request for the DTC or DMAC beforehand, the TXI request will activate the DTC or DMAC to handle transfer of the transmit data.

When the value of the SIMR2.IICINTM bit is 0, an RXI request (ACK detection) if the input on the SSDAn pin is at the low level or a TXI request (NACK detection) if the input on the SSDAn pin is at the high level will be generated on the rising edge of the SSCLn signal for the ninth bit (acknowledge bit). If the RXI has been set up as an activating request for the DTC or DMAC beforehand, the RXI request will activate the DTC or DMAC to handle transfer of the received data. Also, if the DTC or DMAC is used for data transfer in reception or transmission, be sure to set up and enable the DTC or DMAC before setting up the SCI.

When the IICSTAREQ, IICRSTAREQ, and IICSTPREQ bits in the SIMR3 register are used to generate a start condition, restart condition, or stop condition, the STI request is issued when generation is complete.

**Table 33.33 SCI Interrupt Sources**

| Name | Interrupt Source                                                |                 | Interrupt Flag | DTC Activation | DMAC Activation |
|------|-----------------------------------------------------------------|-----------------|----------------|----------------|-----------------|
|      | IICINTM bit = 0                                                 | IICINTM bit = 1 |                |                |                 |
| RXI  | ACK detection                                                   | Reception       | —              | Possible       | Possible        |
| TXI  | NACK detection                                                  | Transmission    | —              | Possible*1     | Possible*1      |
| STI  | Completion of generation of a start, restart, or stop condition |                 | IICSTIF        | Not possible   | Not possible    |

Note 1. Activation of the DTC or DMAC is only possible when the SIMR2.IICINTM bit is 1 (use reception and transmission interrupts).

### 33.12.5 Interrupt Requests from the Extended Serial Mode Control Section

The extended serial mode control section has a total of six types of interrupt request for generating the SCIX0 interrupt (Break Field low width detected), SCIX1 interrupt (Control Field 0 match, Control Field 1 match, priority interrupt bit detected), SCIX2 interrupt (bus collision detected), and SCIX3 interrupt (valid edge detected). When any of the interrupt factors is generated, the corresponding status flag is set to 1. Details of all of the interrupt requests are listed in Table 33.34.

**Table 33.34 Interrupt Sources of the Extended Serial Mode Control Section**

| Interrupt Request                                 | Status Flag | Interrupt Factors                                                                                                                                                                                                                                                                                          |
|---------------------------------------------------|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SCIX0 interrupt (Break Field low width detected)  | BFDF        | <ul style="list-style-type: none"> <li>• Detection of a Break Field low width longer than the interval corresponding to the timer setting</li> <li>• Completion of the output of a Break Field low width over the interval corresponding to the timer setting</li> <li>• Underflow of the timer</li> </ul> |
| SCIX1 interrupt (Control Field 0 match)           | CF0MF       | The data received in Control Field 0 matching the value set in the CF0DR register                                                                                                                                                                                                                          |
| SCIX1 interrupt (Control Field 1 match)           | CF1MF       | The data received in Control Field 1 matching the value set in the PCF1DR or SCF1DR register                                                                                                                                                                                                               |
| SCIX1 interrupt (priority interrupt bit detected) | PIBDF       | The value of the bit specified as the priority interrupt bit matching the value set in the PCF1DR register                                                                                                                                                                                                 |
| SCIX2 interrupt (bus collision detected)          | BCDF        | The output level on the TXDX12 pin and the input level on the RXDX12 pin not matching on three consecutive cycles of the bus collision detection clock                                                                                                                                                     |
| SCIX3 interrupt (valid edge detected)             | AEDF        | Detection of a valid edge during bit rate measurement                                                                                                                                                                                                                                                      |

### 33.13 Event Linking

By employing interrupt request signals as event signals, SCI5 is able to provide linked operation through the event link controller (ELC) for modules selected in advance.

Event signals can be output regardless of the values of the corresponding interrupt request enable bits.

- (1) Error (receive error, error signal detected) event output
  - Indicates abnormal termination due to a parity error during reception in asynchronous mode.
  - Indicates abnormal termination due to a framing error during reception in asynchronous mode.
  - Indicates abnormal termination due to an overrun error during reception.
  - Indicates detection of the error signal during transmission in smart card interface mode.
- (2) Receive data full event output
  - Indicates that received data have been set in the receive data register (RDR or RDRL).
  - Indicates that ACK has been detected if the SIMR2.IICINTM bit is 0 in simple I<sup>2</sup>C mode.
  - Indicates that the 8th-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I<sup>2</sup>C mode.
  - When the SIMR2.IICINTM bit is 1 during master transmission in simple I<sup>2</sup>C mode, set the event link controller (ELC) so that receive data full events are not used.
- (3) Transmit data empty event output
  - Indicates that the SCR.TE bit has been changed from 0 to 1.
  - Indicates that transmit data have been transferred from the transmit data register (TDR or TDRL) to the transmit shift register (TSR).
  - Indicates that transmission has been completed in smart card interface mode.
  - Indicates that NACK has been detected if the SIMR2.IICINTM bit is 0 in simple I<sup>2</sup>C mode.
  - Indicates that the ninth-bit SSCL5 falling edge has been detected if the SIMR2.IICINTM bit is 1 in simple I<sup>2</sup>C mode.
- (4) Transmit end event output
  - Indicates the completion of transmission.
  - Indicates that the starting condition, resumption condition, or termination condition has been generated in simple I<sup>2</sup>C mode.

## 33.14 Usage Notes

### 33.14.1 Setting the Module Stop Function

Module stop control register B (MSTPCRB) and module stop control register C (MSTPCRC) are used to stop and start SCI operations. With the value after a reset, SCI operations are stopped. Register access is enabled by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

### 33.14.2 Break Detection and Processing

When a framing error is detected, a break can be detected by reading the RXDn pin value directly. In a break, the input from the RXDn pin becomes all 0s, and so the SSR.FER flag is set to 1 (framing error has occurred), and the SSR.PER flag may also be set to 1 (parity error has occurred). When the SEMR.RXDESEL bit is 0, the SCI continues the receive operation even after a break is received. Therefore, note that even if the FER flag is set to 0 (no framing error occurred), it will be set to 1 again. When the SEMR.RXDESEL bit is 1, the SCI sets the SSR.FER flag to 1 and stops receiving operation until a start bit of the next data frame is detected. If the SSR.FER flag is set to 0 at this time, the SSR.FER flag retains 0 during the break. When the RXDn pin becomes high and the break ends, detecting the beginning of the start bit at the first falling edge of the RXDn pin allows the SCI to start the receiving operation.

### 33.14.3 Mark State and Sending Breaks

When the SCR.TE bit is 0 (serial transmission is disabled), the TXDn pin becomes high-impedance. To forcibly set the TXDn pin to mark or space state while the TE bit is 0, set the I/O port associated registers and switch the TXDn pin to general output port.

For holding the communication line in the mark ("1") state until the TE bit is set to 1 (serial transmission is enabled), set the corresponding bit in the PODR register to 1 for high output from general output port. To start communications, set the TE bit to 1 and then the corresponding bit in the PMR register to 1.

To send a break (the space state for longer than a certain period of time) while data transmission, set the corresponding bit in the PODR register to 0 (low output), and set the corresponding bit in the PMR register to 0 (general I/O port). Then set the TE bit to 0 if necessary. When the TE bit is set to 0, the transmitter is initialized regardless of the current transmit status.

### 33.14.4 Receive Error Flags and Transmit Operations (Clock Synchronous Mode and Simple SPI Mode)

Transmission cannot be started when a receive error flag (SSR.ORER) is set to 1, even if data is written to the TDR register. Be sure to set the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be set to 0 even if the SCR.RE bit is set to 0 (serial reception is disabled).

### 33.14.5 Writing Data to the TDR Register

Data can be written to registers TDR, TDRH, and TDRL. However, if new data is written to registers TDR, TDRH, and TDRL when transmit data is remaining in registers TDR, TDRH, and TDRL, the previous data in registers TDR, TDRH, and TDRL is lost because it has not been transferred to the TSR register yet. Be sure to write transmit data to registers TDR, TDRH, and TDRL in the TXI interrupt request handling routine.

### 33.14.6 Restrictions on Clock Synchronous Transmission (Clock Synchronous Mode and Simple SPI Mode)


When the external clock source is used as a synchronization clock, the following restrictions apply.

#### (1) Start of transmission

Update the TDR register by the CPU, DMAC, or DTC and wait for at least five PCLK cycles before allowing the transmit clock to be input (refer to Figure 33.76).

#### (2) Continuous transmission

- (a) Write the next transmit data to the TDR or TDRL register before the falling edge of the transmit clock (bit 7) (refer to Figure 33.76).
- (b) When updating the TDR register after bit 7 has started to transmit, update the TDR register while the synchronization clock is in the low-level period, and set the high-level width of the transmit clock (bit 7) to four PCLK cycles or longer (refer to Figure 33.76).



**Figure 33.76 Restrictions on Use of External Clock in Clock Synchronous Transmission**

### 33.14.7 Restrictions on Using DMAC or DTC

When using the DMAC or DTC to read the RDR, RDRH, and RDRL registers, be sure to set the receive data full interrupt (RXI) as the activation source of the relevant SCI.

### 33.14.8 Notes on Starting Transfer

At the point where transfer starts when the interrupt status flag (IRn.IR flag) in the interrupt controller is 1, follow the procedure below to clear interrupt requests before permitting operations (by setting the SCR.TE or SCR.RE bit to 1). For details on the interrupt status flag, refer to section 15, Interrupt Controller (ICUb).

- Confirm that transfer has stopped (the setting of the SCR.TE or SCR.RE bits is 0).
- Set the corresponding interrupt enable bit (SCR.TIE or SCR.RIE) to 0.
- Read the corresponding interrupt enable bit (SCR.TIE or SCR.RIE bit) to check that it has become 0.
- Set the interrupt status flag (IRn.IR flag) in the interrupt controller to 0.

### 33.14.9 SCI Operations during Low Power Consumption State

#### (1) Transmission

When making settings for the module stopped state or in transitions to software standby, stop operations (by setting the TIE, TE, and TEIE bits in the SCR register to 0) after switching the TXDn pin to the general I/O port pin function. Setting the TE bit to 0 resets the TSR register and the SSR.TEND flag. Depending on the port settings, output pins may output the level before a transition to the low power consumption state is made after release from the module stopped state or software standby mode. When transitions to these states are made during transmission, the data being transmitted become indeterminate.

To transmit data in the same transmit mode after cancellation of the low power consumption state, set the TE bit to 1, read the SSR register, and write data to the TDR register sequentially to start data transmission. To transmit data with a different transmit mode, initialize the SCI first.

Figure 33.77 shows a sample flowchart for transition to software standby mode during transmission. Figure 33.78 and Figure 33.79 show the port pin states during transition to software standby mode.

Before specifying the module stop state or making a transition to software standby mode from the transmit mode using DTC/DMA transfer, stop the transmit operations (TE = 0). To start transmission after cancellation using the DTC/DMAC, set the TE and TIE bits to 1. The TXI interrupt flag is set to 1 and transmission starts using the DTC/DMAC.

#### (2) Reception

Before specifying the module stop state or making a transition to software standby mode, stop the receive operations (SCR.RE = 0). If transition is made during data reception, the data being received will be invalid.

To receive data in the same receive mode after cancellation of the low power consumption state, set the RE bit to 1, and then start reception. To receive data in a different receive mode, initialize the SCI first.

Figure 33.80 shows a sample flowchart for transition to software standby mode during reception.







Figure 33.77 Example of Flowchart for Transition to Software Standby Mode during Transmission



**Figure 33.78** Port Pin States during Transition to Software Standby Mode (Internal Clock, Asynchronous Transmission)



**Figure 33.79** Port Pin States during Transition to Software Standby Mode (Internal Clock, Clock Synchronous Transmission)



**Figure 33.80** Example of Flowchart for Transition to Software Standby Mode during Reception

### 33.14.10 External Clock Input in Clock Synchronous Mode and Simple SPI Mode

In clock synchronous mode and simple SPI mode, the external clock SCKn must be input as follows:  
 High-pulse period, low-pulse period = 2 PCLK cycles or more, period = 6 PCLK cycles or more

### 33.14.11 Limitations on Simple SPI Mode

#### (1) Master Mode

- Use a resistor to pull up or pull down the clock line matching the initial settings for the transfer clock set by the SPMR.CKPH and CKPOL bits when the SPMR.SSE bit is 1.  
This prevents the clock line from being placed in the high-impedance state when the SCR.TE bit is set to 0 or unexpected edges from being generated on the clock line when the SCR.TE bit is changed from 0 to 1. When the SPMR.SSE bit is 0 in single master mode, pulling up or pulling down the clock line is not necessary because the clock line is not placed in the high-impedance state even when the SCR.TE bit is set to 0.
- In the case of the setting for clock delay (SPMR.CKPH bit is 1), the receive data full interrupt (RXI) is generated before the final clock edge on the SCKn pin as indicated in Figure 33.81. If the TE and RE bits in the SCR register become 0 at this time before the final edge of the clock signal on the SCKn pin, the SCKn pin is placed in the high-impedance state, so the width of the last clock pulse of the transfer clock is shortened. Furthermore, an RXI interrupt may lead to the input signal on the SSn# pin of a connected slave going to the high level before the final edge of the clock signal on the SCKn pin, leading to incorrect operation of the slave.
- In a multi-master configuration, take care because the SCKn pin output becomes high-impedance while the input on the SSn# pin is at the low level if a mode fault error occurs as the current character is being transferred, stopping supply of the clock signal to the connected slave. Remake the settings for the connected slave to avoid misaligned bits when transfer is restarted.




Figure 33.81 Timing of the RXI Interrupt in Simple SPI Mode (with Clock Delay)

#### (2) Slave Mode

- Secure at least five cycles of the PCLK from writing transmit data in the TDR register to start of the external clock input. Also secure at least five cycles of the PCLK from input of low level on the SSn# pin to start of the external clock input.
- Provide an external clock signal from the master the same as the transmit/receive data length.
- Control the input on the SSn# pin before the start and after the end of data transfer.
- When the level being input on the SSn# pin is to be changed from low to high while the current character is being transferred, set the TE and RE bits in the SCR register to 0 and, after remaking the settings, restart transfer of the first byte.

### 33.14.12 Limitation 1 on Usage of the Extended Serial Mode Control Section

When the PCR.SHARPS bit is set to 1, output on the TXDX12/RXDX12 pin is only possible when the following conditions apply.

- The timer is in Break Field low width output mode and the value of the TCR.TCST bit is 1 (when the TCST bit is set to 1, the high level continues to be output for up to one cycle of the clock source for counting by the timer counter before output of the low level)
- The value of the SCR.TE bit is 1.

### 33.14.13 Limitation 2 on Usage of the Extended Serial Mode Control Section

The TXI, RXI, ERI, and TEI interrupt requests are generated even if the extended serial mode is enabled. However, the RXI interrupt should not be enabled during reception of a Start Frame because the extended serial mode control section uses the receive data full signal.

To use the RXI interrupts during a reception of the Information Frame, use it in accordance with one of the following procedures. When a receive error is detected, clear the receive error flag and initialize the extended serial mode control section.

- (1) Set the SCR.RIE bit to 0 to disable the output of interrupt requests. Check the error flags in the SSR register on completion of the reception of a Start Frame, because an ERI interrupt is not generated if a receive error occurs. After reception of the Start Frame is completed, set the SCR.RIE bit to 1 by the time the first byte of the Information Frame is received.
- (2) Set the SCR.RIE bit to 1 to disable RXI interrupts and enable ERI interrupts for ICU. Clear the IRn.IR flag to enable the acceptance of RXI interrupts by ICU by the time the first byte of the Information Frame is received after the completion of Start Frame reception.




Figure 33.82 Example of Flowchart for Receive Error Handling (during Reception of the Start Frame)

#### 33.14.14 Note on Transmit Enable Bit (TE Bit)

When setting the pin function to “TXDn” while the SCR.TE bit is 0 (serial transmission is disabled) or setting the TE bit to 0 while the pin function is “TXDn”, output of the TXDn pin becomes high-impedance.

Prevent the TXDn line from becoming high-impedance by any of the following ways:

- (1) Connect a pull-up resistor to the TXDn line.
- (2) Set the TE bit to 1\*1 before changing the pin function to “TXDn”. Change the pin function to “general-purpose I/O port, output” before setting the TE bit to 0.

Note 1. An interrupt is generated when the TE bit is set to 1 while the TXI interrupt is enabled. If this creates a problem, change the pin function to “TXDn” first, and then set the corresponding ICU.IERm.IENj bit to 1.

#### 33.14.15 Note on Stopping Reception When Using the RTS Function in Asynchronous Mode

One clock cycle of PCLK is required for the time from setting the SCR.RE bit to 0 to stopping the RTS signal generator in asynchronous mode.

When reading the RDR (or RDRL) register after setting the SCR.RE bit to 0, confirm that the RE bit has been set to 0 before reading the RDR (or RDRL) register to prevent these two processes from being performed consecutively.

## 34. IrDA Interface

The IrDA interface sends and receives IrDA data communication waveforms in cooperation with the SCI5 based on the IrDA (Infrared Data Association) standard 1.0.

In this section, “PCLK” is used to refer to PCLKB.

### 34.1 Overview

Enabling the IrDA function by using the IRE bit in the IRCR register allows encoding and decoding the TXD5 and RXD5 signals of the SCI5 to the waveforms conforming to the IrDA standard 1.0 (IRTXD5 and IRRXD5 pins). Connecting these waveforms to an infrared transmitter/receiver implements infrared data communication conforming to the IrDA standard 1.0 system.

With the IrDA standard 1.0 system, data transfer can be started at 9600 bps and the transfer rate can be changed whenever necessary. Since the IrDA interface cannot change the transfer rate automatically, the transfer rate should be changed through software.

Figure 34.1 is a block diagram showing cooperation between the IrDA and SCI5.




Figure 34.1 Block Diagram Showing Cooperation between IrDA and SCI5

Table 34.1 IrDA Interface I/O Pins

| Pin Name | I/O    | Function                        |
|----------|--------|---------------------------------|
| IRTXD5   | Output | Outputs data to be transmitted. |
| IRRXD5   | Input  | Inputs received data.           |

## 34.2 Register Descriptions

### 34.2.1 IrDA Control Register (IRCR)

Address(es): IRDA.IRCR 0008 8410h

| b7                 | b6         | b5 | b4 | b3      | b2      | b1 | b0 |
|--------------------|------------|----|----|---------|---------|----|----|
| IRE                | IRCKS[2:0] |    |    | IRTXINV | IRRXINV | —  | —  |
| Value after reset: | 0          | 0  | 0  | 0       | 0       | 0  | 0  |

| Bit      | Symbol     | Bit Name                       | Description                                                                                                                                                                  | R/W |
|----------|------------|--------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b1, b0   | —          | Reserved                       | These bits are read as 0. The write value should be 0.                                                                                                                       | R/W |
| b2       | IRRXINV    | IrRX Data Polarity Switching   | 0: IRRXD5 input is used as received data as is.<br>1: IRRXD5 input is used as received data after the polarity is inverted.                                                  | R/W |
| b3       | IRTXINV    | IrTX Data Polarity Switching   | 0: Data to be transmitted is output to IRTXD5 as is.<br>1: Data to be transmitted is output to IRTXD5 after the polarity is inverted.                                        | R/W |
| b6 to b4 | IRCKS[2:0] | IrDA Output Pulse Width Select | b6 b4<br>0 0 0: $B \times 3/16$ (B = bit period)<br>0 0 1: PCLK/2<br>0 1 0: PCLK/4<br>0 1 1: PCLK/8<br>1 0 0: PCLK/16<br>1 0 1: PCLK/32<br>1 1 0: PCLK/64<br>1 1 1: PCLK/128 | R/W |
| b7       | IRE        | IrDA Enable                    | 0: Serial I/O pins are used for normal serial communication.<br>1: Serial I/O pins are used for IrDA data communication.                                                     | R/W |

Note: The IRCR register values are retained in module stop state, sleep mode, deep sleep mode, and software standby mode.

#### IRRXINV Bit (IrRX Data Polarity Switching)

This bit inverts the logic level of the IrRXD input.

When IRRXINV = 0, the IrRXD input is used as received data as is.

When IRRXINV = 1, the IrRXD input is used after the polarity is inverted.

Set this bit when the IRE bit is 0 or at the same time as setting the IRE bit to 1.

#### IRTXINV Bit (IrTX Data Polarity Switching)

This bit inverts the logic level of the IrTXD output.

When IRTXINV = 0, data is transmitted to IrTXD as is, and the high-level pulse width specified by IRCKS is applied.

When IRTXINV = 1, data is transmitted to IrTXD after the polarity is inverted, and the low-level pulse width specified by IRCKS is applied.

Set this bit when the IRE bit is 0 or at the same time as setting the IRE bit to 1.

#### IRCKS[2:0] Bits (IrDA Output Pulse Width Select)

These bits set the high-level pulse width during IRTXD5 output encoding when the IrDA function is enabled.

Use the following procedure to set the IRCKS[2:0] bits.

- (1) Set the IRCR register to specify the IrDA function (IRE bit = 1 (IrDA is enabled)).
- (2) Set the IRCKS[2:0] bits to 000b.
- (3) Set the SCI5.SCR.TE bit to 1 (transmission is enabled).
- (4) Wait for a duration of  $18/(16 \times \text{SCI5 bit rate})$ .
- (5) Set the IRCKS[2:0] bits to the target value.

**IRE Bit (IrDA Enable)**

This bit selects either normal serial communication or IrDA data communication as the function of the serial I/O pins.

### 34.3 Operation

#### 34.3.1 Transmission

In transmission, the signals output from the SCI5 (UART frames) are converted to the IR frame data through the IrDA interface (see Figure 34.2). When the IRCR.IRTXINV bit is 0 and data is 0, high-level pulses with 3/16 of the bit period are output (initial setting). The high-level pulse width can be changed by setting the IRCR.IRCKS[2:0] bits. The standard prescribes that the minimum high-level pulse width should be  $1.41\ \mu\text{s}$  and the maximum high-level pulse width should be the bit period  $\times (3/16 + 2.5\%)$  or  $(\text{the bit period} \times 3/16) + 1.08\ \mu\text{s}$ . When the peripheral module clock PCLK is 20 MHz, the minimum high-level pulse width can be set to  $1.6\ \mu\text{s}$  (101b: PCLK/32) as shown in Table 34.2. When data is 1, no pulses are output.




Figure 34.2 IrDA Transmission/Reception

### 34.3.2 Reception

In reception, the IR frame data is converted to the UART frame data through the IrDA interface and is input to the SCI5. Low-level data is input when the IRRXININV bit is 0 and a high-level pulse is detected; high-level data is input when no pulse is detected for a 1-bit period.

### 34.3.3 Selecting High-Level Pulse Width

The IRCKS[2:0] bits need to be set to encode waveforms that meet the IrDA standard (the minimum pulse width should be  $1.41 \mu\text{s}$  and the maximum should be the bit period  $\times (3/16 + 2.5\%)$  or  $(\text{the bit period} \times 3/16) + 1.08 \mu\text{s}$ ).

The default value of the IRCKS[2:0] bits is 000b (the bit period  $\times 3/16$ ). Table 34.2 lists IRCKS[2:0] bit settings and the corresponding operating frequencies and bit rates of this module, which can be used when setting the pulse width shorter than the default value.

**Table 34.2 IRCKS[2:0] Bit Settings (When setting the pulse width shorter than IRCKS[2:0] = 000b (the bit period  $\times 3/16$ ))**

| Peripheral Module<br>Operating<br>Frequency PCLK<br>(MHz) | Bit Rate (bps) (Upper Row)/Bit Period $\times 3/16$ ( $\mu\text{s}$ ) (Lower Row)*1 |           |           |           |           |        |
|-----------------------------------------------------------|-------------------------------------------------------------------------------------|-----------|-----------|-----------|-----------|--------|
|                                                           | 2400                                                                                | 9600      | 19200     | 38400     | 57600     | 115200 |
|                                                           | 78.13                                                                               | 19.53     | 9.77      | 4.88      | 3.26      | 1.63   |
| 4.9152                                                    | 011b-111b                                                                           | 011b-110b | 011b-101b | 011b-100b | 011b-100b | 011b   |
| 5                                                         | 011b-111b                                                                           | 011b-110b | 011b-101b | 011b-100b | 011b-100b | 011b   |
| 6                                                         | 100b-111b                                                                           | 100b-110b | 100b-101b | 100b      | 100b      | —*2    |
| 6.144                                                     | 100b-111b                                                                           | 100b-110b | 100b-101b | 100b      | 100b      | —*2    |
| 7.3728                                                    | 100b-111b                                                                           | 100b-110b | 100b-101b | 100b-101b | 100b      | —*2    |
| 8                                                         | 100b-111b                                                                           | 100b-111b | 100b-110b | 100b-101b | 100b      | —*2    |
| 9.8304                                                    | 100b-111b                                                                           | 100b-111b | 100b-110b | 100b-101b | 100b-101b | 100b   |
| 10                                                        | 100b-111b                                                                           | 100b-111b | 100b-110b | 100b-101b | 100b-101b | 100b   |
| 12                                                        | 101b-111b                                                                           | 101b-111b | 101b-110b | 101b      | 101b      | —*2    |
| 12.288                                                    | 101b-111b                                                                           | 101b-111b | 101b-110b | 101b      | 101b      | —*2    |
| 14                                                        | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 14.7456                                                   | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 16                                                        | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 16.9344                                                   | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 17.2032                                                   | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 18                                                        | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b      | —*2    |
| 19.6608                                                   | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b-110b | 101b   |
| 20                                                        | 101b-111b                                                                           | 101b-111b | 101b-111b | 101b-110b | 101b-110b | 101b   |
| 25                                                        | 110b-111b                                                                           | 110b-111b | 110b-111b | 110b      | 110b      | —*2    |

Note 1. Bit rates cannot be set for the IrDA interface. For details on bit rate settings, section 33, Serial Communications Interface (SCIg, SCIf).

Note 2. A pulse width which is less than the bit period  $\times 3/16$  cannot be set. Set the IRCKS[2:0] bits to 000b.

## 34.4 Usage Notes

### 34.4.1 Module Stop Function Setting

The IrDA can be enabled and disabled using module stop control register C (MSTPCRC). The IrDA is stopped after a reset. Registers can be accessed by releasing the module stop state. For details, refer to section 11, Low Power Consumption.

### 34.4.2 SCI5 Setting

When using the IrDA, set the SCI5.SEMR.ABCS bit to 0 and SMR.STOP bit to 1 (2 stop bits).

### 34.4.3 Minimum Pulse-Width during Reception

For the input signals (IRRXD5) of this IrDA, input waveforms compliant to IrDA standard 1.0 (minimum pulse width: 1.4 us).

### 34.4.4 Notes on IrDA Initial Setting/Resetting

To change the value of the SCI5.SCR.TE or RE bit, set the IRCR.IRE bit to 1 (IrDA operates) and the IRCR.IRCKS[2:0] bits to 000b and then use the following procedure.

(1) Enabling transmission

- After the SCI.SCR.TE bit is set to 1 (transmission is enabled), wait for a duration of  $18/(16 \times \text{SCI5 bit rate})$  and then switch the I/O port function to the IRTXD5 pin.

(2) Enabling reception

- After the I/O port function is switched to the IRTXD5 pin, wait for a duration of  $18/(16 \times \text{SCI5 bit rate})$  and then set the SCI.SCR.TE bit to 1 (transmission is enabled).

When performing transmission and reception, a duration of  $18/(16 \times \text{SCI5 bit rate})$  can be waited at the same time.

## 35. I<sup>2</sup>C-bus Interface (RIICa)

This MCU has a single-channel I<sup>2</sup>C-bus interface (RIIC).

The RIIC module conforms with the NXP I<sup>2</sup>C-bus (Inter-IC bus) interface and provides a subset of its functions.

In this section, “PCLK” is used to refer to PCLKB.

### 35.1 Overview


Table 35.1 lists the specifications of the RIIC, Figure 35.1 shows a block diagram of the RIIC, and Figure 35.2 shows an example of I/O pin connections to external circuits (I<sup>2</sup>C-bus configuration example). Table 35.2 lists the I/O pins of the RIIC.


**Table 35.1 RIIC Specifications (1/2)**

| Item                                | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Communications format               | <ul style="list-style-type: none"> <li>I<sup>2</sup>C-bus format or SMBus format</li> <li>Master mode or slave mode selectable</li> <li>Automatic securing of the various setup times, hold times, and bus-free times for the transfer rate</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Transfer rate                       | Fast-mode is supported (up to 400 kbps)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| Serial clock (SCL)                  | For master operation, the duty cycle of the SCL is selectable in the range from 4 to 96%.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| Generating and detecting conditions | Start, restart, and stop conditions are automatically generated. Start conditions (including restart conditions) and stop conditions are detectable.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Slave address                       | <ul style="list-style-type: none"> <li>Up to three different slave addresses can be set.</li> <li>7-bit and 10-bit address formats are supported (along with the use of both at once).</li> <li>General call addresses, device ID addresses, and SMBus host addresses are detectable.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Acknowledgment                      | <ul style="list-style-type: none"> <li>For transmission, the acknowledgment bit is automatically loaded. Transfer of the next data for transmission can be automatically suspended on detection of a not-acknowledge signal.</li> <li>For reception, the acknowledgment bit is automatically transmitted. If a wait between the eighth and ninth clock pulses has been selected, software control of the acknowledgment in response to the received data is possible.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Wait function                       | <ul style="list-style-type: none"> <li>During reception, cycles of waiting by holding the SCL line low can be inserted at the following two types of timing:<br/>Waiting between the eighth and ninth clock pulses<br/>Waiting between the ninth clock pulse and the first clock pulse of the next byte</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| SDA output delay function           | Changes in the timing of the output of data bits for transmission, and of the acknowledgment bit, can be delayed relative to the falling edge of SCL.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Arbitration                         | <ul style="list-style-type: none"> <li>For multi-master operation<br/>Clock synchronization for the SCL line in cases of conflict with the SCL signal from another master is possible.<br/>When generating the start condition would create conflict on the bus, loss in arbitration is detected by testing for non-matching between the internal data level and the actual level on the SDA line.<br/>During master operation, loss in arbitration is detected by testing for non-matching between the actual level on the SDA line and the internal data level.</li> <li>Loss in arbitration due to detection of the start condition while the bus is busy is detectable (to prevent the generating of double start conditions).</li> <li>Loss in arbitration in transfer of a not-acknowledge signal due to the internal signal (NACK) and the actual level on the SDA line not matching is detectable.</li> <li>Loss in arbitration due to non-matching of internal data level and the actual level on the SDA line is detectable in slave transmission.</li> </ul> |
| Timeout function                    | The internal timeout function is capable of detecting long-interval stop of the SCL.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Noise cancellation                  | The interface incorporates digital noise filters for both the SCL and SDA signals, and the width for noise cancellation by the filters is adjustable by software.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Interrupt sources                   | <p>Four sources:</p> <ul style="list-style-type: none"> <li>Error in transfer or occurrence of events<br/>Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition</li> <li>Receive data full (including matching with a slave address)</li> <li>Transmit data empty (including matching with a slave address)</li> <li>Transmit end</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

**Table 35.1 RIIC Specifications (2/2)**

| Item                           | Description                                                                                                                                                                                                                                                                                                                                                                                                              |
|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Low power consumption function | Module stop state can be set.                                                                                                                                                                                                                                                                                                                                                                                            |
| RIIC operating modes           | <ul style="list-style-type: none"> <li>Four</li> <li>Master transmit mode, master receive mode, slave transmit mode, and slave receive mode</li> </ul>                                                                                                                                                                                                                                                                   |
| Event link function (output)   | <ul style="list-style-type: none"> <li>Four sources (RIIC0):</li> <li>Error in transfer or occurrence of events</li> <li>Detection of arbitration-lost, NACK, timeout, a start condition including a restart condition, or a stop condition</li> <li>Receive data full (including matching with a slave address)</li> <li>Transmit data empty (including matching with a slave address)</li> <li>Transmit end</li> </ul> |

**Figure 35.1 RIIC Block Diagram**



**Figure 35.2 I/O Pin Connection to the External Circuit (I<sup>2</sup>C-bus Configuration Example)**

The logic levels of the input signals for RIIC are CMOS when the I<sup>2</sup>C-bus is selected (ICMR3.SMBS bit is 0), or TTL when the SMBus is selected (ICMR3.SMBS bit is 1).

**Table 35.2 RIIC Pin Configuration**

| Channel | Pin Name | I/O | Function                   |
|---------|----------|-----|----------------------------|
| RIIC0   | SCL0     | I/O | RIIC0 serial clock I/O pin |
|         | SDA0     | I/O | RIIC0 serial data I/O pin  |

## 35.2 Register Descriptions

### 35.2.1 I<sup>2</sup>C-bus Control Register 1 (ICCR1)

Address(es): RIIC0.ICCR1 0008 8300h

| b7                 | b6     | b5  | b4   | b3   | b2   | b1   | b0   |
|--------------------|--------|-----|------|------|------|------|------|
| ICE                | IICRST | CLO | SOWP | SCLO | SDAO | SCLI | SDAI |
| Value after reset: | 0      | 0   | 0    | 1    | 1    | 1    | 1    |

| Bit | Symbol | Bit Name                                      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                               | R/W |
|-----|--------|-----------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0  | SDAI   | SDA Line Monitor                              | 0: SDA0 line is low.<br>1: SDA0 line is high.                                                                                                                                                                                                                                                                                                                                                                                                             | R   |
| b1  | SCLI   | SCL Line Monitor                              | 0: SCL0 line is low.<br>1: SCL0 line is high.                                                                                                                                                                                                                                                                                                                                                                                                             | R   |
| b2  | SDAO   | SDA Output Control/Monitor                    | <ul style="list-style-type: none"> <li>Read:               <ul style="list-style-type: none"> <li>0: The RIIC has driven the SDA0 pin low.</li> <li>1: The RIIC has released the SDA0 pin.</li> </ul> </li> <li>Write:               <ul style="list-style-type: none"> <li>0: The RIIC drives the SDA0 pin low.</li> <li>1: The RIIC releases the SDA0 pin.</li> </ul> </li> </ul> (High level output is achieved through an external pull-up resistor.) | R/W |
| b3  | SCLO   | SCL Output Control/Monitor                    | <ul style="list-style-type: none"> <li>Read:               <ul style="list-style-type: none"> <li>0: The RIIC has driven the SCL0 pin low.</li> <li>1: The RIIC has released the SCL0 pin.</li> </ul> </li> <li>Write:               <ul style="list-style-type: none"> <li>0: The RIIC drives the SCL0 pin low.</li> <li>1: The RIIC releases the SCL0 pin.</li> </ul> </li> </ul> (High level output is achieved through an external pull-up resistor.) | R/W |
| b4  | SOWP   | SCLO/SDAO Write Protect                       | 0: SCLO and SDA0 bits can be written.<br>1: SCLO and SDA0 bits are protected.<br>(This bit is read as 1.)                                                                                                                                                                                                                                                                                                                                                 | R/W |
| b5  | CLO    | Additional SCL Output                         | 0: Does not output an additional SCL (default).<br>1: Outputs an additional SCL.<br>(The CLO bit is cleared automatically after one clock pulse is output.)                                                                                                                                                                                                                                                                                               | R/W |
| b6  | IICRST | I <sup>2</sup> C-bus Interface Internal Reset | 0: Releases the RIIC reset or internal reset.<br>1: Initiates the RIIC reset or internal reset.<br>(Clears the bit counter and the SCL0/SDA0 output latch)                                                                                                                                                                                                                                                                                                | R/W |
| b7  | ICE    | I <sup>2</sup> C-bus Interface Enable         | 0: Disable (SCL0 and SDA0 pins in inactive state)<br>1: Enable (SCL0 and SDA0 pins in active state)<br>(Combined with the IICRST bit to select either RIIC or internal reset.)                                                                                                                                                                                                                                                                            | R/W |

#### SDAO Bit (SDA Output Control/Monitor) and SCLO Bit (SCL Output Control/Monitor)

These bits are used to directly control the SDA0 and SCL0 signals output from the RIIC.

When writing to these bits, also write 0 to the SOWP bit.

The result of setting these bits is input to the RIIC via the input buffer. When slave mode is selected, a start condition may be detected and the bus may be released depending on the bit settings.

Do not rewrite these bits during a start condition, stop condition, restart condition, or during transmission or reception.

Operation after rewriting under the above conditions is not guaranteed.

When reading these bits, the state of signals output from the RIIC can be read.

**CLO Bit (Additional SCL Output)**

This bit is used to output an additional SCL for debugging or error processing.

Normally, set the bit to 0. Setting the bit to 1 in a normal communication state causes a communication error.

For details on this function, refer to section 35.11.2, Additional SCL Output Function.

**IICRST Bit (I<sup>2</sup>C-bus Interface Internal Reset)**

This bit is used to reset the internal states of the RIIC.

Setting this bit to 1 initiates an RIIC reset or internal reset.

Whether an RIIC reset or internal reset is initiated is determined according to the combination with the ICE bit. Table 35.3 lists the resets of the RIIC.

The RIIC reset initializes all registers and internal states of the RIIC, and the internal reset initializes the bit counter (ICMR1.BC[2:0] bits), the I<sup>2</sup>C-bus shift register (ICDRS), and the I<sup>2</sup>C-bus status registers (ICSR1 and ICSR2) as well as the internal states of the RIIC. For the reset conditions for each register, refer to section 35.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.

An internal reset initiated with the IICRST bit set to 1 during operation (with the ICE bit set to 1) resets the internal states of the RIIC without initializing the port settings and the control and setting registers of the RIIC when the bus or RIIC hangs up due to a communication error.

If the RIIC hangs up in a low level output state, resetting the internal states cancels the low level output state and releases the bus with the SCL0 pin and SDA0 pin at a high impedance.

**Note:** If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information). For this reason, do not initiate an internal reset in slave mode, but initiate restoration processing from the master device. If an internal reset is necessary because the RIIC has hung with the SCL0 line in a low level output state in slave mode, initiate an internal reset and then generate a restart condition from the master device or resume communications from the start condition after having generated a stop condition. If communication is restarted by initiating a reset solely in the slave device without generating a start condition or restart condition from the master device, synchronization will be lost because the master and slave devices operate asynchronously.

**Table 35.3 RIIC Resets**

| IICRST | ICE | State          | Specifications                                                                                         |
|--------|-----|----------------|--------------------------------------------------------------------------------------------------------|
| 1      | 0   | RIIC reset     | Resets all registers and internal states of the RIIC.                                                  |
|        | 1   | Internal reset | Resets the ICMR1.BC[2:0] bits, registers ICSR1, ICSR2, and ICDRS, and the internal states of the RIIC. |

**ICE Bit (I<sup>2</sup>C-bus Interface Enable)**

This bit selects the active or inactive state of the SCL0 and SDA0 pins. It can also be combined with the IICRST bit to initiate two types of resets. See Table 35.3, RIIC Resets, for the types of resets.

Set the ICE bit to 1 when using the RIIC. The SCL0 and SDA0 pins are placed in the active state when the ICE bit is set to 1.

Set the ICE bit to 0 when the RIIC is not to be used. The SCL0 and SDA0 pins are placed in the inactive state when the ICE bit is set to 0. Do not assign the SCL0 or SDA0 pin to the RIIC when setting up the multi-function pin controller (MPC). Note that the slave address comparison operation is carried out if the pins are assigned to the RIIC.

### 35.2.2 I<sup>2</sup>C-bus Control Register 2 (ICCR2)

Address(es): RIIC0.ICCR2 0008 8301h

|                    | b7   | b6  | b5  | b4 | b3 | b2 | b1 | b0 |
|--------------------|------|-----|-----|----|----|----|----|----|
|                    | BBSY | MST | TRS | —  | SP | RS | ST | —  |
| Value after reset: | 0    | 0   | 0   | 0  | 0  | 0  | 0  | 0  |

| Bit | Symbol | Bit Name                             | Description                                                                                                            | R/W   |
|-----|--------|--------------------------------------|------------------------------------------------------------------------------------------------------------------------|-------|
| b0  | —      | Reserved                             | This bit is read as 0. The write value should be 0.                                                                    | R/W   |
| b1  | ST     | Start Condition Generation Request   | 0: Does not request to generate a start condition.<br>1: Requests to generate a start condition.                       | R/W   |
| b2  | RS     | Restart Condition Generation Request | 0: Does not request to generate a restart condition.<br>1: Requests to generate a restart condition.                   | R/W   |
| b3  | SP     | Stop Condition Generation Request    | 0: Does not request to generate a stop condition.<br>1: Requests to generate a stop condition.                         | R/W   |
| b4  | —      | Reserved                             | This bit is read as 0. The write value should be 0.                                                                    | R/W   |
| b5  | TRS    | Transmit/Receive Mode                | 0: Receive mode<br>1: Transmit mode                                                                                    | R/W*1 |
| b6  | MST    | Master/Slave Mode                    | 0: Slave mode<br>1: Master mode                                                                                        | R/W*1 |
| b7  | BBSY   | Bus Busy Detection Flag              | 0: The I <sup>2</sup> C-bus is released (bus free state).<br>1: The I <sup>2</sup> C-bus is occupied (bus busy state). | R     |

Note 1. When the ICMR1.MTWP bit is set to 1, bits MST and TRS can be written to.

#### ST Bit (Start Condition Generation Request)

This bit is used to request transition to master mode and generation of a start condition.

When this bit is set to 1 to request to generate a start condition, a start condition is generated when the BBSY flag is set to 0 (bus free state).

For details on the start condition generation, refer to section 35.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the ST bit

[Clearing conditions]

- When 0 is written to the ST bit
- When a start condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Set the ST bit to 1 (requests to generate a start condition) when the BBSY flag is set to 0 (bus free state).  
Note that arbitration may be lost due to a start condition generation error if the ST bit is set to 1 (requests to generate a start condition) when the BBSY flag is set to 1 (bus busy state).

**RS Bit (Restart Condition Generation Request)**

This bit is used to request that a restart condition be generated in master mode.

When this bit is set to 1 to request to generate a restart condition, a restart condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).

For details on the restart condition generation, refer to section 35.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the RS bit with the ICCR2.BBSY flag set to 1

[Clearing conditions]

- When 0 is written to the RS bit
- When a restart condition has been generated (a start condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Do not set the RS bit to 1 while generating a stop condition.

Note: If 1 (requests to generate a restart condition) is written to the RS bit in slave mode, the restart condition is not generated but the RS bit remains set to 1. If the operating mode changes to master mode with the bit not being cleared, note that the restart condition may be generated.

**SP Bit (Stop Condition Generation Request)**

This bit is used to request that a stop condition be generated in master mode.

When this bit is set to 1 to request to generate a stop condition, a stop condition is generated when the BBSY flag is set to 1 (bus busy state) and the MST bit is set to 1 (master mode).

For details on the stop condition generation, refer to section 35.10, Start Condition/Restart Condition/Stop Condition Generating Function.

[Setting condition]

- When 1 is written to the SP bit with both the BBSY flag and the ICCR2.MST bit set to 1

[Clearing conditions]

- When 0 is written to the SP bit
- When a stop condition has been generated (a stop condition is detected)
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When a start condition and a restart condition are detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).

Note: Do not set the SP bit to 1 while a restart condition is being generated.

**TRS Bit (Transmit/Receive Mode)**

This bit indicates transmit or receive mode.

The RIIC is in receive mode when the TRS bit is set to 0 and is in transmit mode when the bit is set to 1. Combination of this bit and the MST bit indicates the operating mode of the RIIC.

The value of the TRS bit is automatically changed to 1 for transmission or 0 for reception in response to the generation or detection of a start condition and setting of the R/W# bit. Although writing to the TRS bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.

[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When a restart condition is generated normally according to the restart condition generation request (when a restart condition is detected with the RS bit set to 1)
- When the R/W# bit added to the slave address is set to 0 in master mode
- When the address received in slave mode matches the address enabled in the ICSE register, with the R/W# bit set to 1
- When 1 is written to the TRS bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- The ICSR2.AL (arbitration-lost) flag being set to 1
- In master mode, reception of a slave address to which an R/W# bit with the value 1 is appended
- In slave mode, a match between the received address and the address enabled in the ICSE register when the value of the received R/W# bit is 0 (including cases where the received address is the general call address)
- In slave mode, a restart condition is detected (that is, a start condition is detected while the ICCR2.BBSY flag is 1 and the ICCR2.MST bit is 0)
- When 0 is written to the TRS bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**MST Bit (Master/Slave Mode)**

This bit indicates master or slave mode.

The RIIC is in slave mode when the MST bit is set to 0 and is in master mode when the bit is set to 1. Combination of this bit and the TRS bit indicates the operating mode of the RIIC.

The value of the MST bit is automatically changed to 1 for master mode or 0 for slave mode by generating of a start condition and generating or detection of a stop condition, etc. Although writing to the MST bit is possible when the ICMR1.MTWP bit is set to 1, writing to this bit is not necessary during normal usage.

[Setting conditions]

- When a start condition is generated normally according to the start condition generation request (when a start condition is detected with the ST bit set to 1)
- When 1 is written to the MST bit with the ICMR1.MTWP bit set to 1

[Clearing conditions]

- When a stop condition is detected
- When the ICSR2.AL (arbitration-lost) flag is set to 1
- When 0 is written to the MST bit with the ICMR1.MTWP bit set to 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**BBSY Flag (Bus Busy Detection Flag)**

The BBSY flag indicates whether the I<sup>2</sup>C-bus is occupied (bus busy state) or released (bus free state).

This bit is set to 1 when the SDA0 line changes from high to low under the condition of SCL0 line = high, assuming that a start condition has been generated.

The RIIC recognizes the SDA0 line changing from low to high while the SCL0 line is high as generation of the stop condition. After that, this flag becomes 0 if the RIIC does not detect a start condition during the bus free time (the period set in the ICBRL register).

[Setting condition]


- When a start condition is detected

[Clearing conditions]

- When the bus free time (specified in the ICBRL register) start condition is not detected after detecting a stop condition
- When 1 is written to the ICCR1.IICRST bit with the ICCR1.ICE bit set to 0 (RIIC reset)

### 35.2.3 I<sup>2</sup>C-bus Mode Register 1 (ICMR1)

Address(es): RIIC0.ICMR1 0008 8302h



| Bit      | Symbol   | Bit Name                        | Description                                                                                                                                                                                                           | R/W   |
|----------|----------|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b2 to b0 | BC[2:0]  | Bit Counter                     | b2 b0<br>0 0 0: 9 bits<br>0 0 1: 2 bits<br>0 1 0: 3 bits<br>0 1 1: 4 bits<br>1 0 0: 5 bits<br>1 0 1: 6 bits<br>1 1 0: 7 bits<br>1 1 1: 8 bits                                                                         | R/W*1 |
| b3       | BCWP     | BC Write Protect                | 0: Enables a value to be written in the BC[2:0] bits.<br>(This bit is read as 1.)                                                                                                                                     | R/W*1 |
| b6 to b4 | CKS[2:0] | Internal Reference Clock Select | Select the internal reference clock (IICφ) source for the RIIC.<br>b6 b4<br>0 0 0: PCLK/1<br>0 0 1: PCLK/2<br>0 1 0: PCLK/4<br>0 1 1: PCLK/8<br>1 0 0: PCLK/16<br>1 0 1: PCLK/32<br>1 1 0: PCLK/64<br>1 1 1: PCLK/128 | R/W   |
| b7       | MTWP     | MST/TRS Write Protect           | 0: Disables writing to the ICCR2.MST and TRS bits.<br>1: Enables writing to the ICCR2.MST and TRS bits.                                                                                                               | R/W   |

Note 1. Rewrite the BC[2:0] bits and set the BCWP bit to 0 at the same time.

#### BC[2:0] Bits (Bit Counter)


These bits function as a counter that indicates the number of bits remaining to be transferred at the detection of a rising edge on the SCL0 line. Although these bits are writable and readable, it is not necessary to access these bits under normal conditions.

To write to these bits, specify the number of bits to be transferred plus one (data is transferred with an additional acknowledgment bit) between transferred bytes when the SCL0 line is low.

The values of the BC[2:0] bits return to 000b at the end of a data transfer including the acknowledgment bit or when a start condition including a restart condition is detected.

35.2.4 I<sup>2</sup>C-bus Mode Register 2 (ICMR2)

Address(es): RIIC0.ICMR2 0008 8303h



| Bit      | Symbol    | Bit Name                             | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | R/W |
|----------|-----------|--------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0       | TMOS      | Timeout Detection Time Select        | 0: Long mode is selected.<br>1: Short mode is selected.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | R/W |
| b1       | TMOL      | Timeout L Count Control              | 0: Count-up is disabled while the SCL0 line is low.<br>1: Count-up is enabled while the SCL0 line is low.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | R/W |
| b2       | TMOH      | Timeout H Count Control              | 0: Count-up is disabled while the SCL0 line is high.<br>1: Count-up is enabled while the SCL0 line is high.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | R/W |
| b3       | —         | Reserved                             | This bit is read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | R/W |
| b6 to b4 | SDDL[2:0] | SDA Output Delay Counter             | <ul style="list-style-type: none"><li>When ICMR2.DLCS bit is 0 (IICφ)<br/>b6    b4<br/>0 0 0: No output delay<br/>0 0 1: 1 IICφ cycle<br/>0 1 0: 2 IICφ cycles<br/>0 1 1: 3 IICφ cycles<br/>1 0 0: 4 IICφ cycles<br/>1 0 1: 5 IICφ cycles<br/>1 1 0: 6 IICφ cycles<br/>1 1 1: 7 IICφ cycles</li><li>When ICMR2.DLCS bit is 1 (IICφ/2)<br/>b6    b4<br/>0 0 0: No output delay<br/>0 0 1: 1 or 2 IICφ cycles<br/>0 1 0: 3 or 4 IICφ cycles<br/>0 1 1: 5 or 6 IICφ cycles<br/>1 0 0: 7 or 8 IICφ cycles<br/>1 0 1: 9 or 10 IICφ cycles<br/>1 1 0: 11 or 12 IICφ cycles<br/>1 1 1: 13 or 14 IICφ cycles</li></ul> | R/W |
| b7       | DLCS      | SDA Output Delay Clock Source Select | 0: The internal reference clock (IICφ) is selected as the clock source of the SDA output delay counter.<br>1: The internal reference clock divided by 2 (IICφ/2) is selected as the clock source of the SDA output delay counter.*1                                                                                                                                                                                                                                                                                                                                                                            | R/W |

Note 1. The DLCS bit setting of 1 (IICφ/2) only becomes valid when SCL pin is low. When SCL pin is high, the DLCS bit setting of 1 becomes invalid and the clock source becomes the internal reference clock (IICφ).

**TMOS Bit (Timeout Detection Time Select)**

This bit is used to select long mode or short mode for the timeout detection time when the timeout function is enabled (ICFER.TMOE bit is 1). When this bit is set to 0, long mode is selected. When this bit is set to 1, short mode is selected. In long mode, the timeout detection internal counter functions as a 16-bit counter. In short mode, the counter functions as a 14-bit counter. While the SCL0 line is in the state that enables this counter as specified by bits TMOH and TMOL, the counter counts up in synchronization with the internal reference clock (IICφ) as a count source.

For details on the timeout function, refer to section 35.11.1, Timeout Function.

**TMOL Bit (Timeout L Count Control)**

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCL0 line is held low when the timeout function is enabled (ICFER.TMOE bit is 1).

**TMOH Bit (Timeout H Count Control)**

This bit is used to enable or disable the internal counter of the timeout function to count up while the SCL0 line is held high when the timeout function is enabled (ICFER.TMOE bit is 1).

**SDDL[2:0] Bits (SDA Output Delay Counter)**

The SDA output can be delayed by the SDDL[2:0] setting. This counter works with the clock source selected by the DLCS bit. The setting of this function can be used for all types of SDA output, including the transmission of the acknowledgment bit.

Set the SDA output delay time to meet the I<sup>2</sup>C-bus specification (within the data valid time/data valid acknowledge time\*<sup>1</sup>) or the SMBus specification (more than the data hold time (300 ns) and less than “clock low period – data setup time (250 ns)”). Note that, if a value outside the specification is set, communication with communication devices may malfunction or it may seemingly become a start condition or stop condition depending on the bus state.

For details on this function, refer to section 35.5, SDA Output Delay Function.

Note 1. Data valid time/data valid acknowledge time  
3,450 ns (up to 100 kbps: Standard-mode (Sm))  
900 ns (up to 400 kbps: Fast-mode (Fm))

### 35.2.5 I<sup>2</sup>C-bus Mode Register 3 (ICMR3)

Address(es): RIIC0.ICMR3 0008 8304h

| b7   | b6   | b5    | b4    | b3    | b2    | b1      | b0 |
|------|------|-------|-------|-------|-------|---------|----|
| SMBS | WAIT | RDRFS | ACKWP | ACKBT | ACKBR | NF[1:0] |    |
| 0    | 0    | 0     | 0     | 0     | 0     | 0       | 0  |

Value after reset:

| Bit    | Symbol  | Bit Name                          | Description                                                                                                                                                                                                                                                                                                                                                | R/W   |
|--------|---------|-----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| b1, b0 | NF[1:0] | Noise Filter Stage Select         | b1 b0<br>0 0: Noise of up to one IIC $\phi$ cycle is filtered out (single-stage filter).<br>0 1: Noise of up to two IIC $\phi$ cycles is filtered out (2-stage filter).<br>1 0: Noise of up to three IIC $\phi$ cycles is filtered out (3-stage filter).<br>1 1: Noise of up to four IIC $\phi$ cycles is filtered out (4-stage filter).                   | R/W   |
| b2     | ACKBR   | Received Acknowledge              | 0: 0 is received as the acknowledgment bit (ACK reception).<br>1: 1 is received as the acknowledgment bit (NACK reception).                                                                                                                                                                                                                                | R     |
| b3     | ACKBT   | Transmit Acknowledge              | 0: 0 is to be sent as the acknowledgment bit (ACK transmission).<br>1: 1 is to be sent as the acknowledgment bit (NACK transmission).                                                                                                                                                                                                                      | R/W*1 |
| b4     | ACKWP   | ACKBT Write Protect               | 0: Modification of the ACKBT bit is disabled.<br>1: Modification of the ACKBT bit is enabled.                                                                                                                                                                                                                                                              | R/W*1 |
| b5     | RDRFS   | RDRF Flag Set Timing Select       | 0: The RDRF flag is set at the rising edge of the ninth SCL.<br>(The SCL0 line is not held low at the falling edge of the eighth clock pulse.)<br>1: The RDRF flag is set at the rising edge of the eighth SCL.<br>(The SCL0 line is held low at the falling edge of the eighth clock pulse.)<br>Low-hold is released by writing a value to the ACKBT bit. | R/W*2 |
| b6     | WAIT    | WAIT                              | 0: No WAIT<br>(The period between ninth clock pulse and first clock pulse is not held low.)<br>1: WAIT<br>(The period between ninth clock pulse and first clock pulse is held low.)<br>Low-hold is released by reading the ICDRR register.                                                                                                                 | R/W*2 |
| b7     | SMBS    | SMBus/I <sup>2</sup> C-bus Select | 0: The I <sup>2</sup> C-bus is selected.<br>1: The SMBus is selected.                                                                                                                                                                                                                                                                                      | R/W   |

Note 1. Write to the ACKBT bit only while the ACKWP bit is already 1. If it is attempted to write 1 to both the ACKWP and ACKBT bits at the same time, the ACKBT bit will not be set to 1.

Note 2. The WAIT and RDRFS bits are valid only in receive mode (invalid in transmit mode).

#### NF[1:0] Bits (Noise Filter Stage Select)

These bits are used to select the number of stages in the digital noise filter.

For details on the digital noise filter function, refer to section 35.6, Digital Noise Filters.

Note: Set the noise range to be filtered out by the noise filter within a range less than the SCL0 line high period or low period. If the noise filter width is set to a value of [the shorter one of either SCL high width or SCL low width] – { $1.5 \times t_{\text{IIC}\phi\text{cyc}}$  (cycle time of internal reference clock (IIC $\phi$ )) + 120 ns (pulse width suppressed by the analog noise filter, a reference value)} or a greater value, the serial clock is regarded as noise by the noise filter function of the RIIC, which may prevent the RIIC from operating normally.

**ACKBR Bit (Received Acknowledge)**

This bit is used to store the value of the acknowledgment bit received from the receiver in transmit mode.

[Setting condition]

- When 1 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1

[Clearing conditions]

- When 0 is received as the acknowledgment bit with the ICCR2.TRS bit set to 1
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

**ACKBT Bit (Transmit Acknowledge)**

This bit is used to set the bit to be sent at the acknowledgment timing in receive mode.

[Setting condition]

- When 1 is written to this bit with the ACKWP bit set to 1

[Clearing conditions]

- When 0 is written to this bit with the ACKWP bit set to 1
- When stop condition generation is detected (when a stop condition is detected with the ICCR2.SP bit set to 1)
- When 1 is written to the ICCR1.IICRST bit while the ICCR1.ICE bit is 0 (RIIC reset)

**ACKWP Bit (ACKBT Write Protect)**

This bit is used to control the modification of the ACKBT bit.

**RDRFS Bit (RDRF Flag Set Timing Select)**

This bit is used to select the RDRF flag set timing in receive mode and also to select whether to hold the SCL0 line low at the falling edge of the eighth SCL.

When the RDRFS bit is 0, the SCL0 line is not held low at the falling edge of the eighth SCL, and the RDRF flag is set to 1 at the rising edge of the ninth SCL.

When the RDRFS bit is 1, the RDRF flag is set to 1 at the rising edge of the eighth SCL and the SCL0 line is held low at the falling edge of the eighth SCL. The low-hold of the SCL0 line is released by writing a value to the ACKBT bit.

After data is received with this setting, the SCL0 line is automatically held low before the acknowledgment bit is sent.

This enables processing to send ACK (ACKBT bit is 0) or NACK (ACKBT bit is 1) according to receive data.

**WAIT Bit (WAIT)**

This bit is used to control whether to hold the period between the ninth SCL and the first SCL low until the I<sup>2</sup>C-bus receive data register (ICDRR) is completely read each time single-byte data is received in receive mode.

When the WAIT bit is 0, the receive operation is continued without holding the period between the ninth and the first SCL low. When both the RDRFS and WAIT bits are 0, continuous receive operation is enabled with the double buffer.

When the WAIT bit is 1, the SCL0 line is held low from the falling edge of the ninth SCL until the ICDRR register value is read each time single-byte data is received. This enables receive operation in byte units.

Note: When the value of the WAIT bit is to be read, be sure to read the ICDRR register beforehand.

**SMBS Bit (SMBus/I<sup>2</sup>C-bus Select)**

Setting this bit to 1 selects the SMBus and enables the IC SER.HOAE bit.

### 35.2.6 I<sup>2</sup>C-bus Function Enable Register (ICFER)

Address(es): RIIC0.ICFER 0008 8305h

|                    | b7 | b6   | b5  | b4    | b3   | b2   | b1   | b0   |
|--------------------|----|------|-----|-------|------|------|------|------|
|                    | —  | SCLE | NFE | NACKE | SALE | NALE | MALE | TMOE |
| Value after reset: | 0  | 1    | 1   | 1     | 0    | 0    | 1    | 0    |

| Bit | Symbol | Bit Name                                            | Description                                                                                                                                                                                                                                                                                                                                                                          | R/W |
|-----|--------|-----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0  | TMOE   | Timeout Function Enable                             | 0: The timeout function is disabled.<br>1: The timeout function is enabled.                                                                                                                                                                                                                                                                                                          | R/W |
| b1  | MALE   | Master Arbitration-Lost Detection Enable            | 0: Master arbitration-lost detection is disabled.<br>(Disables the arbitration-lost detection function and does not clear the ICCR2.MST and TRS bits automatically when arbitration is lost.)<br>1: Master arbitration-lost detection is enabled.<br>(Enables the arbitration-lost detection function and clears the ICCR2.MST and TRS bits automatically when arbitration is lost.) | R/W |
| b2  | NALE   | NACK Transmission Arbitration-Lost Detection Enable | 0: NACK transmission arbitration-lost detection is disabled.<br>1: NACK transmission arbitration-lost detection is enabled.                                                                                                                                                                                                                                                          | R/W |
| b3  | SALE   | Slave Arbitration-Lost Detection Enable             | 0: Slave arbitration-lost detection is disabled.<br>1: Slave arbitration-lost detection is enabled.                                                                                                                                                                                                                                                                                  | R/W |
| b4  | NACKE  | NACK Reception Transfer Suspension Enable           | 0: Transfer operation is not suspended during NACK reception (transfer suspension disabled).<br>1: Transfer operation is suspended during NACK reception (transfer suspension enabled).                                                                                                                                                                                              | R/W |
| b5  | NFE    | Digital Noise Filter Enable                         | 0: Digital noise filters are not used.<br>1: Digital noise filters are used.                                                                                                                                                                                                                                                                                                         | R/W |
| b6  | SCLE   | SCL Synchronization Enable                          | 0: SCL synchronization is disabled.<br>1: SCL synchronization is enabled.                                                                                                                                                                                                                                                                                                            | R/W |
| b7  | —      | Reserved                                            | This bit is read as 0. The write value should be 0.                                                                                                                                                                                                                                                                                                                                  | R/W |

#### TMOE Bit (Timeout Function Enable)

This bit is used to enable or disable the timeout function.

For details on the timeout function, refer to section 35.11.1, Timeout Function.

#### MALE Bit (Master Arbitration-Lost Detection Enable)

This bit is used to specify whether to use the arbitration-lost detection function in master mode. Normally, set this bit to 1.

#### NALE Bit (NACK Transmission Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when ACK is detected during transmission of NACK in receive mode (such as when slaves with the same address exist on the bus or when two or more masters select the same slave device simultaneously with different number of receive bytes).

#### SALE Bit (Slave Arbitration-Lost Detection Enable)

This bit is used to specify whether to cause arbitration to be lost when a value different from the value being transmitted is detected on the bus in slave transmit mode (such as when slaves with the same address exist on the bus or when a mismatch with the transmit data occurs due to noise).

**NACK Bit (NACK Reception Transfer Suspension Enable)**

This bit is used to specify whether to continue or discontinue the data transfer when NACK is received in transmit mode. Normally, set this bit to 1.

When NACK is received with the NACK bit set to 1, the next transfer operation is suspended.

When the NACK bit is 0, the next transfer operation is continued regardless of the value of the received acknowledgment bit.

For details on the NACK reception transfer suspension function, refer to section 35.8.2, NACK Reception Transfer Suspension Function.

**SCLE Bit (SCL Synchronization Enable)**

This bit is used to specify whether the SCL output is to be synchronized with the SCL input. Normally, set this bit to 1. When the SCLE bit is set to 0 (SCL synchronization is disabled), the RIIC does not synchronize the SCL output with the SCL input. In this setting, the RIIC outputs the clock with the transfer rate set in registers ICBRH and ICBRL regardless of the SCL0 line state. For this reason, if the load of the I<sup>2</sup>C-bus line is much larger than the specification value or if the SCL output overlaps in multiple masters, the short-cycle SCL that does not meet the specification may be output. When the SCL synchronization is not used, it also affects the generation of a start condition, restart condition, and stop condition, and the continuous output of additional SCL.

This bit must not be set to 0 except for checking the output of the set transfer rate.

### 35.2.7 I<sup>2</sup>C-bus Status Enable Register (ICSER)

Address(es): RIIC0.ICSER 0008 8306h

|                    | b7   | b6 | b5   | b4 | b3   | b2    | b1    | b0    |
|--------------------|------|----|------|----|------|-------|-------|-------|
|                    | HOAE | —  | DIDE | —  | GCAE | SAR2E | SAR1E | SAR0E |
| Value after reset: | 0    | 0  | 0    | 0  | 1    | 0     | 0     | 1     |

| Bit | Symbol | Bit Name                           | Description                                                                                                             | R/W |
|-----|--------|------------------------------------|-------------------------------------------------------------------------------------------------------------------------|-----|
| b0  | SAR0E  | Slave Address Register 0 Enable    | 0: Slave address in registers SARL0 and SARU0 is disabled.<br>1: Slave address in registers SARL0 and SARU0 is enabled. | R/W |
| b1  | SAR1E  | Slave Address Register 1 Enable    | 0: Slave address in registers SARL1 and SARU1 is disabled.<br>1: Slave address in registers SARL1 and SARU1 is enabled. | R/W |
| b2  | SAR2E  | Slave Address Register 2 Enable    | 0: Slave address in registers SARL2 and SARU2 is disabled.<br>1: Slave address in registers SARL2 and SARU2 is enabled. | R/W |
| b3  | GCAE   | General Call Address Enable        | 0: General call address detection is disabled.<br>1: General call address detection is enabled.                         | R/W |
| b4  | —      | Reserved                           | This bit is read as 0. The write value should be 0.                                                                     | R/W |
| b5  | DIDE   | Device-ID Address Detection Enable | 0: Device-ID address detection is disabled.<br>1: Device-ID address detection is enabled.                               | R/W |
| b6  | —      | Reserved                           | This bit is read as 0. The write value should be 0.                                                                     | R/W |
| b7  | HOAE   | Host Address Enable                | 0: Host address detection is disabled.<br>1: Host address detection is enabled.                                         | R/W |

#### SARyE Bit (Slave Address Register y Enable) (y = 0 to 2)

This bit is used to enable or disable the slave address set in registers SARLy and SARUy.

When this bit is set to 1, the slave address set in registers SARLy and SARUy is enabled and is compared with the received slave address.

When this bit is set to 0, the slave address set in registers SARLy and SARUy is disabled and is ignored even if it matches the received slave address.

#### GCAE Bit (General Call Address Enable)

This bit is used to specify whether to ignore the general call address (0000 000b + 0 (write): All 0) when it is received.

When this bit is set to 1, if the received slave address matches the general call address, the RIIC recognizes the received slave address as the general call address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs data receive operation.

When this bit is set to 0, the received slave address is ignored even if it matches the general call address.

#### DIDE Bit (Device-ID Address Detection Enable)

This bit is used to specify whether to recognize and execute the device-ID address when a device ID (1111 100b) is received in the first byte after a start condition or restart condition is detected.

When this bit is set to 1, if the received first byte matches the device ID, the RIIC recognizes that the device-ID address has been received. When the following R/W# bit is 0 (write), the RIIC recognizes the second and the following bytes as slave addresses and continues the receive operation.

When this bit is set to 0, the RIIC ignores the received first byte even if it matches the device ID address and recognizes the first byte as a normal slave address.

For details on the device-ID address detection, refer to section 35.7.3, Device-ID Address Detection.

**HOAE Bit (Host Address Enable)**

This bit is used to specify whether to ignore received host address (0001 000b) when the ICMR3.SMBS bit is 1.

When this bit is set to 1 while the ICMR3.SMBS bit is 1, if the received slave address matches the host address, the RIIC recognizes the received slave address as the host address independently of the slave addresses set in registers SARLy and SARUy (y = 0 to 2) and performs the receive operation.

When the ICMR3.SMBS bit or the HOAE bit is set to 0, the received slave address is ignored even if it matches the host address.

### 35.2.8 I<sup>2</sup>C-bus Interrupt Enable Register (ICIER)

Address(es): RIIC0.ICIER 0008 8307h

| b7  | b6   | b5  | b4    | b3   | b2   | b1   | b0    |
|-----|------|-----|-------|------|------|------|-------|
| TIE | TEIE | RIE | NAKIE | SPIE | STIE | ALIE | TMOIE |
| 0   | 0    | 0   | 0     | 0    | 0    | 0    | 0     |

Value after reset:

| Bit | Symbol | Bit Name                                           | Description                                                                                                                           | R/W |
|-----|--------|----------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|-----|
| b0  | TMOIE  | Timeout Interrupt Request Enable                   | 0: Timeout interrupt (TMOI) request is disabled.<br>1: Timeout interrupt (TMOI) request is enabled.                                   | R/W |
| b1  | ALIE   | Arbitration-Lost Interrupt Request Enable          | 0: Arbitration-lost interrupt (ALI) request is disabled.<br>1: Arbitration-lost interrupt (ALI) request is enabled.                   | R/W |
| b2  | STIE   | Start Condition Detection Interrupt Request Enable | 0: Start condition detection interrupt (STI) request is disabled.<br>1: Start condition detection interrupt (STI) request is enabled. | R/W |
| b3  | SPIE   | Stop Condition Detection Interrupt Request Enable  | 0: Stop condition detection interrupt (SPI) request is disabled.<br>1: Stop condition detection interrupt (SPI) request is enabled.   | R/W |
| b4  | NAKIE  | NACK Reception Interrupt Request Enable            | 0: NACK reception interrupt (NAKI) request is disabled.<br>1: NACK reception interrupt (NAKI) request is enabled.                     | R/W |
| b5  | RIE    | Receive Data Full Interrupt Request Enable         | 0: Receive data full interrupt (RXI) request is disabled.<br>1: Receive data full interrupt (RXI) request is enabled.                 | R/W |
| b6  | TEIE   | Transmit End Interrupt Request Enable              | 0: Transmit end interrupt (TEI) request is disabled.<br>1: Transmit end interrupt (TEI) request is enabled.                           | R/W |
| b7  | TIE    | Transmit Data Empty Interrupt Request Enable       | 0: Transmit data empty interrupt (TXI) request is disabled.<br>1: Transmit data empty interrupt (TXI) request is enabled.             | R/W |

#### TMOIE Bit (Timeout Interrupt Request Enable)

This bit is used to enable or disable timeout interrupt (TMOI) requests when the ICSR2.TMOF flag is set to 1. A TMOI interrupt request is canceled by setting the TMOF flag or the TMOIE bit to 0.

#### ALIE Bit (Arbitration-Lost Interrupt Request Enable)

This bit is used to enable or disable arbitration-lost interrupt (ALI) requests when the ICSR2.AL flag is set to 1. An ALI interrupt request is canceled by setting the AL flag or the ALIE bit to 0.

#### STIE Bit (Start Condition Detection Interrupt Request Enable)

This bit is used to enable or disable start condition detection interrupt (STI) requests when the ICSR2.START flag is set to 1. An STI interrupt request is canceled by setting the START flag or the STIE bit to 0.

#### SPIE Bit (Stop Condition Detection Interrupt Request Enable)

This bit is used to enable or disable stop condition detection interrupt (SPI) requests when the ICSR2.STOP flag is set to 1. An SPI interrupt request is canceled by setting the STOP flag or the SPIE bit to 0.

#### NAKIE Bit (NACK Reception Interrupt Request Enable)

This bit is used to enable or disable NACK reception interrupt (NAKI) requests when the ICSR2.NACKF flag is set to 1. An NAKI interrupt request is canceled by setting the NACKF flag or the NAKIE bit to 0.

#### RIE Bit (Receive Data Full Interrupt Request Enable)

This bit is used to enable or disable receive data full interrupt (RXI) requests when the ICSR2.RDRF flag is set to 1.

**TEIE Bit (Transmit End Interrupt Request Enable)**

This bit is used to enable or disable transmit end interrupt (TEI) requests when the ICSR2.TEND flag is set to 1. An TEI interrupt request is canceled by setting the TEND flag or the TEIE bit to 0.

**TIE Bit (Transmit Data Empty Interrupt Request Enable)**

This bit is used to enable or disable transmit data empty interrupt (TXI) requests when the ICSR2.TDRE flag is set to 1.

35.2.9 I<sup>2</sup>C-bus Status Register 1 (ICSR1)

Address(es): RIIC0.ICSR1 0008 8308h

|                    | b7  | b6 | b5  | b4 | b3  | b2   | b1   | b0   |
|--------------------|-----|----|-----|----|-----|------|------|------|
|                    | HOA | —  | DID | —  | GCA | AAS2 | AAS1 | AAS0 |
| Value after reset: | 0   | 0  | 0   | 0  | 0   | 0    | 0    | 0    |

| Bit | Symbol | Bit Name                            | Description                                                                                                                                                                                                                               | R/W         |
|-----|--------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| b0  | AAS0   | Slave Address 0 Detection Flag      | 0: Slave address 0 is not detected.<br>1: Slave address 0 is detected.                                                                                                                                                                    | R/(W)<br>*1 |
| b1  | AAS1   | Slave Address 1 Detection Flag      | 0: Slave address 1 is not detected.<br>1: Slave address 1 is detected.                                                                                                                                                                    | R/(W)<br>*1 |
| b2  | AAS2   | Slave Address 2 Detection Flag      | 0: Slave address 2 is not detected.<br>1: Slave address 2 is detected.                                                                                                                                                                    | R/(W)<br>*1 |
| b3  | GCA    | General Call Address Detection Flag | 0: General call address is not detected.<br>1: General call address is detected.                                                                                                                                                          | R/(W)<br>*1 |
| b4  | —      | Reserved                            | This bit is read as 0. The write value should be 0.                                                                                                                                                                                       | R/W         |
| b5  | DID    | Device-ID Address Detection Flag    | 0: Device-ID command is not detected.<br>1: Device-ID command is detected.<br>• This bit is set to 1 when the first byte received immediately after a start condition is detected matches a value of (device ID (1111 100b) + 0 (write)). | R/(W)<br>*1 |
| b6  | —      | Reserved                            | This bit is read as 0. The write value should be 0.                                                                                                                                                                                       | R/W         |
| b7  | HOA    | Host Address Detection Flag         | 0: Host address is not detected.<br>1: Host address is detected.<br>• This bit is set to 1 when the received slave address matches the host address (0001 000b).                                                                          | R/(W)<br>*1 |

Note 1. Only 0 can be written to clear the flag.

**AASy Flag (Slave Address y Detection Flag) (y = 0 to 2)**

[Setting conditions]

For 7-bit address format: SARUy.FS bit = 0

- When the received slave address matches the SARLy.SVA[6:0] bits value with the ICSEr.SARyE bit set to 1 (slave address y detection enabled)

This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARUy.FS bit = 1

- When the received slave address matches a value of (11110b + SARUy.SVA[1:0] bits) and the following address matches the SARLy value with the ICSEr.SARyE bit set to 1 (slave address y detection enabled)

This flag is set to 1 at the rising edge of the ninth SCL in the second byte.

[Clearing conditions]

- When 0 is written to the AASy flag after reading the AASy flag to be 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

For 7-bit address format: SARUy.FS bit = 0

- When the received slave address does not match the SARLy.SVA[6:0] bits value with the ICSEr.SARyE bit set to 1 (slave address y detection enabled)

This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

For 10-bit address format: SARUy.FS bit = 1

- When the received slave address does not match a value of (11110b + SARUy.SVA[1:0] bits) with the ICSEr.SARyE bit set to 1 (slave address y detection enabled)  
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the received slave address matches a value of (11110b + SARUy.SVA[1:0] bits) and the following address does not match the SARLy value with the ICSEr.SARyE bit set to 1 (slave address y detection enabled)  
This flag is set to 0 at the rising edge of the ninth SCL in the second byte.

### GCA Flag (General Call Address Detection Flag)

[Setting condition]

- When the received slave address matches the general call address (0000 000b + 0 (write)) with the ICSEr.GCAE bit set to 1 (general call address detection is enabled)  
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the GCA flag after reading GCA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the general call address (0000 000b + 0 (write)) with the ICSEr.GCAE bit set to 1 (general call address detection is enabled)  
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

### DID Flag (Device-ID Address Detection Flag)

[Setting condition]

- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) with the ICSEr.DIDE bit set to 1 (device-ID address detection is enabled)  
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the DID flag after reading DID flag to be 1
- When a stop condition is detected
- When the first byte received immediately after a start condition or restart condition is detected does not match a value of (device ID (1111 100b)) with the ICSEr.DIDE bit set to 1 (device-ID address detection is enabled)  
This flag is set to 0 at the rising edge of the ninth SCL in the first byte.
- When the first byte received immediately after a start condition or restart condition is detected matches a value of (device ID (1111 100b) + 0 (write)) and the second byte does not match any of slave addresses 0 to 2 with the ICSEr.DIDE bit set to 1 (device-ID address detection is enabled)  
This flag is set to 0 at the rising edge of the ninth SCL in the second byte.
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

### HOA Flag (Host Address Detection Flag)

[Setting condition]

- When the received slave address matches the host address (0001 000b) with the ICSEr.HOAE bit set to 1 (host address detection is enabled)  
This flag is set to 1 at the rising edge of the ninth SCL in the first byte.

[Clearing conditions]

- When 0 is written to the HOA flag after reading HOA flag to be 1
- When a stop condition is detected
- When the received slave address does not match the host address (0001 000b) with the ICSEr.HOAE bit set to 1

(host address detection is enabled)

This flag is set to 0 at the rising edge of the ninth SCL in the first byte.

- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

35.2.10 I<sup>2</sup>C-bus Status Register 2 (ICSR2)

Address(es): RIIC0.ICSR2 0008 8309h

|                    | b7   | b6   | b5   | b4    | b3   | b2    | b1 | b0   |
|--------------------|------|------|------|-------|------|-------|----|------|
|                    | TDRE | TEND | RDRF | NACKF | STOP | START | AL | TMOF |
| Value after reset: | 0    | 0    | 0    | 0     | 0    | 0     | 0  | 0    |

| Bit | Symbol | Bit Name                       | Description                                                                                       | R/W         |
|-----|--------|--------------------------------|---------------------------------------------------------------------------------------------------|-------------|
| b0  | TMOF   | Timeout Detection Flag         | 0: Timeout is not detected.<br>1: Timeout is detected.                                            | R/(W)<br>*1 |
| b1  | AL     | Arbitration-Lost Flag          | 0: Arbitration is not lost.<br>1: Arbitration is lost.                                            | R/(W)<br>*1 |
| b2  | START  | Start Condition Detection Flag | 0: Start condition is not detected.<br>1: Start condition is detected.                            | R/(W)<br>*1 |
| b3  | STOP   | Stop Condition Detection Flag  | 0: Stop condition is not detected.<br>1: Stop condition is detected.                              | R/(W)<br>*1 |
| b4  | NACKF  | NACK Detection Flag            | 0: NACK is not detected.<br>1: NACK is detected.                                                  | R/(W)<br>*1 |
| b5  | RDRF   | Receive Data Full Flag         | 0: The ICDRR register contains no receive data.<br>1: The ICDRR register contains receive data.   | R/(W)<br>*1 |
| b6  | TEND   | Transmit End Flag              | 0: Data is being transmitted.<br>1: Data has been transmitted.                                    | R/(W)<br>*1 |
| b7  | TDRE   | Transmit Data Empty Flag       | 0: The ICDRT register contains transmit data.<br>1: The ICDRT register contains no transmit data. | R           |

Note 1. Only 0 can be written to clear the flag.

**TMOF Flag (Timeout Detection Flag)**

This flag is set to 1 when the RIIC recognizes timeout after the SCL0 line state remains unchanged for a certain period.

[Setting condition]

- When the SCL0 line state remains unchanged for the period specified by bits ICMR2.TMOH, TMOL, and TMOS while the ICFER.TMOE bit is 1 (the timeout function is enabled) in master mode or in slave mode and the received slave address matches.

[Clearing conditions]

- When 0 is written to the TMOF bit after reading TMOF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**AL Flag (Arbitration-Lost Flag)**

This flag shows that bus mastership has been lost (loss in arbitration) due to a bus conflict or some other reason when a start condition is generated or an address and data are transmitted. The RIIC monitors the level on the SDA0 line during transmission and, if the level on the line does not match the value of the bit being output, sets the value of the AL flag to 1 to indicate that the bus is occupied by another device.

The RIIC can also detect loss of arbitration during NACK transmission in receive mode or during data transmission in slave mode.

## [Setting conditions]

When master arbitration-lost detection is enabled: ICFER.MALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL except for the ACK period during data (including slave address) transmission in master transmit mode (when the SDA0 line is driven low while the internal SDA output is high (the SDA0 pin is in the high-impedance state))
- When a start condition is detected while the ICCR2.ST bit is 1 (requests to generate a start condition) or the internal SDA output state does not match the SDA0 line level
- When the ICCR2.ST bit is set to 1 (requests to generate a start condition) with the ICCR2.BBSY flag set to 1.

When NACK arbitration-lost detection is enabled: ICFER.NALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL in the ACK period during NACK transmission in receive mode

When slave arbitration-lost detection is enabled: ICFER.SALE = 1

- When the internal SDA output state does not match the SDA0 line level at the rising edge of SCL except for the ACK period during data transmission in slave transmit mode

## [Clearing conditions]

- When 0 is written to the AL flag after reading AL = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**Table 35.4 Relationship between Arbitration-Lost Generation Sources and Arbitration-Lost Enable Functions**

| ICFER |      |      | ICSR2 | Error                            | Arbitration-Lost Generation Source                                                                                           |
|-------|------|------|-------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| MALE  | NALE | SALE | AL    |                                  |                                                                                                                              |
| 1     | ×    | ×    | 1     | Start condition generation error | When internal SDA output state does not match SDA0 line level when a start condition is detected while the ICCR2.ST bit is 1 |
|       |      |      | 1     | Transmit data mismatch           | When ICCR2.ST bit is set to 1 with ICCR2.BBSY flag set to 1                                                                  |
| ×     | 1    | ×    | 1     | NACK transmission mismatch       | When ACK is detected during transmission of NACK in master receive mode or slave receive mode                                |
| ×     | ×    | 1    | 1     | Transmit data mismatch           | When transmit data does not match the bus state in slave transmit mode                                                       |

×: Don't care

### START Flag (Start Condition Detection Flag)

## [Setting condition]

- When a start condition (or a restart condition) is detected

## [Clearing conditions]

- When 0 is written to the START bit after reading START = 1
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

### STOP Flag (Stop Condition Detection Flag)

## [Setting condition]

- When a stop condition is detected

## [Clearing conditions]

- When 0 is written to the STOP bit after reading STOP = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**NACKF Flag (NACK Detection Flag)**

[Setting condition]

- When ACK is not received (NACK is received) from the receiver in transmit mode with the ICFER.NACKE bit set to 1 (transfer suspension enabled)

[Clearing conditions]

- When 0 is written to the NACKF bit after reading NACKF = 1
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: When the NACKF flag is set to 1, the RIIC suspends data transmission/reception. Writing to the ICDRT register in transmit mode or reading from the ICDRR register in receive mode with the NACKF flag set to 1 does not enable data transmit/receive operation. To restart data transmission/reception, set the NACKF flag to 0.

**RDRF Flag (Receive Data Full Flag)**

[Setting conditions]

- When receive data has been transferred from the ICDRS register to the ICDRR register  
This flag is set to 1 at the rising edge of the eighth or ninth SCL (selected by the ICMR3.RDRFS bit)
- When the received slave address matches after a start condition (or a restart condition) is detected with the ICCR2.TRS bit set to 0

[Clearing conditions]

- When 0 is written to the RDRF bit after reading RDRF = 1
- When data is read from the ICDRR register
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**TEND Flag (Transmit End Flag)**

[Setting condition]

- At the rising edge of the ninth SCL while the TDRE flag is 1

[Clearing conditions]

- When 0 is written to the TEND bit after reading TEND = 1
- When data is written to the ICDRT register
- When a stop condition is detected
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

**TDRE Flag (Transmit Data Empty Flag)**

[Setting conditions]

- When data has been transferred from the ICDRT register to the ICDRS register and the ICDRT register becomes empty
- When the ICCR2.TRS bit is set to 1
- When the received slave address matches while the TRS bit is 1


[Clearing conditions]

- When data is written to the ICDRT register
- When the ICCR2.TRS bit is set to 0
- When 1 is written to the ICCR1.IICRST bit to apply an RIIC reset or an internal reset

Note: The NACKF flag becoming 1 while the ICFER.NACKE bit is 1 suspends data transmission and reception by the RIIC. Even if the next data for transmission has already been written to the ICDRT register (the TDRE flag is 0), the data in the ICDRT register is retained but not transferred to the ICDRS register. At this point, the TDRE flag does not become 1.

### 35.2.11 Slave Address Register Ly (SARLy) (y = 0 to 2)

Address(es): RIIC0.SARL0 0008 830Ah, RIIC0.SARL1 0008 830Ch, RIIC0.SARL2 0008 830Eh



| Bit      | Symbol   | Bit Name                                | Description         | R/W |
|----------|----------|-----------------------------------------|---------------------|-----|
| b0       | SVA0     | 10-Bit Address LSB                      | Set a slave address | R/W |
| b7 to b1 | SVA[6:0] | 7-Bit Address/10-Bit Address Lower Bits | Set a slave address | R/W |

#### SVA0 Bit (10-Bit Address LSB)

When the 10-bit address format is selected (SARUy.FS bit is 1), this bit functions as the LSB of a 10-bit address and forms the lower 8 bits of a 10-bit address in combination with the SVA[6:0] bits.

When the ICSEr.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, this bit is valid. While the SARUy.FS bit or SARyE bit is 0, the setting of this bit is ignored.


#### SVA[6:0] Bits (7-Bit Address/10-Bit Address Lower Bits)

When the 7-bit address format is selected (SARUy.FS bit is 0), these bits function as a 7-bit address. When the 10-bit address format is selected (SARUy.FS bit is 1), these bits function as the lower 8 bits of a 10-bit address in combination with the SVA0 bit.

While the ICSEr.SARyE bit is 0, the setting of these bits is ignored.

### 35.2.12 Slave Address Register Uy (SARUy) (y = 0 to 2)

Address(es): RIIC0.SARU0 0008 830Bh, RIIC0.SARU1 0008 830Dh, RIIC0.SARU2 0008 830Fh



| Bit      | Symbol   | Bit Name                           | Description                                                                           | R/W |
|----------|----------|------------------------------------|---------------------------------------------------------------------------------------|-----|
| b0       | FS       | 7-Bit/10-Bit Address Format Select | 0: The 7-bit address format is selected.<br>1: The 10-bit address format is selected. | R/W |
| b2, b1   | SVA[1:0] | 10-Bit Address Upper Bits          | Set a slave address                                                                   | R/W |
| b7 to b3 | —        | Reserved                           | These bits are read as 0. The write value should be 0.                                | R/W |

#### FS Bit (7-Bit/10-Bit Address Format Select)

This bit is used to select 7-bit address or 10-bit address for slave address y (in registers SARLy and SARUy).

When the ICSEr.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 0, the 7-bit address format is selected for slave address y, the SARLy.SVA[6:0] bits setting is valid, and the settings of the SVA[1:0] bits and the SARLy.SVA0 bit are ignored.

When the ICSEr.SARyE bit is set to 1 (registers SARLy and SARUy enabled) and the SARUy.FS bit is 1, the 10-bit address format is selected for slave address y and the settings of the SVA[1:0] bits and SARLy are valid.

While the ICSEr.SARyE bit is 0 (registers SARLy and SARUy disabled), the setting of the SARUy.FS bit is invalid.

#### SVA[1:0] Bits (10-Bit Address Upper Bits)

When the 10-bit address format is selected (FS = 1), these bits function as the upper 2 bits of a 10-bit address.

When the ICSEr.SARyE bit is set to 1 (SARLy and SARUy enabled) and the SARUy.FS bit is 1, these bits are valid.

While the SARUy.FS bit or SARyE bit is 0, the setting of these bits is ignored.

35.2.13 I<sup>2</sup>C-bus Bit Rate Low-Level Register (ICBRL)

Address(es): RIIC0.ICBRL 0008 8310h



| Bit      | Symbol   | Bit Name            | Description                                            | R/W |
|----------|----------|---------------------|--------------------------------------------------------|-----|
| b4 to b0 | BRL[4:0] | Bit Rate Low Period | Low period of SCL                                      | R/W |
| b7 to b5 | —        | Reserved            | These bits are read as 1. The write value should be 1. | R/W |

ICBRL is a 5-bit register to set the low period of SCL.

It also works to generate the data setup time for automatic SCL low-hold operation (refer to section 35.8, Automatic Low-Hold Function for SCL); when the RIIC is used only in slave mode, this register needs to be set to a value longer than the data setup time\*1.

ICBRL counts the low period with the internal reference clock (IIC $\phi$ ) specified by the ICMR1.CKS[2:0] bits.

If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRL register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.


Note 1. Data setup time (t<sub>SU</sub>: DAT)

250 ns (up to 100 kbps: Standard-mode (Sm))

100 ns (up to 400 kbps: Fast-mode (Fm))

35.2.14 I<sup>2</sup>C-bus Bit Rate High-Level Register (ICBRH)

Address(es): RIIC0.ICBRH 0008 8311h



| Bit      | Symbol   | Bit Name             | Description                                            | R/W |
|----------|----------|----------------------|--------------------------------------------------------|-----|
| b4 to b0 | BRH[4:0] | Bit Rate High Period | High period of SCL                                     | R/W |
| b7 to b5 | —        | Reserved             | These bits are read as 1. The write value should be 1. | R/W |

ICBRH is a 5-bit register to set the high period of SCL. ICBRH is valid in master mode. If the RIIC is used only in slave mode, this register need not to set the high period.

ICBRH counts the high period with the internal reference clock (IIC $\phi$ ) specified by the ICMR1.CKS[2:0] bits.

If the digital noise filter is enabled (the ICFER.NFE bit is 1), set the ICBRH register to a value at least one greater than the number of stages in the noise filter. Regarding the number of stages in the noise filter, see the description of the ICMR3.NF[1:0] bits.

The I<sup>2</sup>C transfer rate and the SCL duty are calculated using the following expression.

Transfer rate =  $1 / \{[(ICBRH + 1) + (ICBRL + 1)] / IIC\phi^{*1} + SCL0 \text{ line rise time } [tr] + SCL0 \text{ line fall time } [tf]\}$

Duty cycle =  $\{SCL0 \text{ line rise time } [tr]^{*2} + (ICBRH + 1) / IIC\phi\} / \{SCL0 \text{ line fall time } [tf]^{*2} + (ICBRL + 1) / IIC\phi\}$

Note 1. IIC $\phi$  = PCLK  $\times$  Division ratio

Note 2. The SCL0 line rise time [tr] and SCL0 line fall time [tf] depend on the total bus line capacitance [Cb] and the pull-up resistor [Rp]. For details, refer to the I<sup>2</sup>C-bus specification from NXP Semiconductors.

Table 35.5 lists examples of ICBRH/ICBRL settings.

**Table 35.5 Examples of ICBRH/ICBRL Settings for Transfer Rate**

| Transfer Rate (kbps) | Operating Frequency PCLK (MHz) |          |          |          |          |          |          |          |          |
|----------------------|--------------------------------|----------|----------|----------|----------|----------|----------|----------|----------|
|                      | 8                              |          |          | 10       |          |          | 12.5     |          |          |
|                      | CKS[2:0]                       | ICBRH    | ICBRL    | CKS[2:0] | ICBRH    | ICBRL    | CKS[2:0] | ICBRH    | ICBRL    |
| 10                   | 100b                           | 22 (F6h) | 25 (F9h) | 101b     | 13 (EDh) | 15 (EFh) | 101b     | 16 (F0h) | 20 (F4h) |
| 50                   | 010b                           | 16 (F0h) | 19 (F3h) | 010b     | 21 (F5h) | 24 (F8h) | 011b     | 12 (ECh) | 15 (EFh) |
| 100                  | 001b                           | 15 (EFh) | 18 (F2h) | 001b     | 19 (F3h) | 23 (F7h) | 001b     | 24 (F8h) | 29 (FDh) |
| 400                  | 000b                           | 4 (E4h)  | 10 (EAh) | 000b     | 5 (E5h)  | 12 (ECh) | 000b     | 7 (E7h)  | 16 (F0h) |

| Transfer Rate (kbps) | Operating Frequency PCLK (MHz) |          |          |          |          |          |          |          |          |
|----------------------|--------------------------------|----------|----------|----------|----------|----------|----------|----------|----------|
|                      | 16                             |          |          | 20       |          |          | 25       |          |          |
|                      | CKS[2:0]                       | ICBRH    | ICBRL    | CKS[2:0] | ICBRH    | ICBRL    | CKS[2:0] | ICBRH    | ICBRL    |
| 10                   | 101b                           | 22 (F6h) | 25 (F9h) | 110b     | 13 (EDh) | 15 (EFh) | 110b     | 16 (F0h) | 20 (F4h) |
| 50                   | 011b                           | 16 (F0h) | 19 (F3h) | 011b     | 21 (F5h) | 24 (F8h) | 100b     | 12 (ECh) | 15 (EFh) |
| 100                  | 010b                           | 15 (EFh) | 18 (F2h) | 010b     | 19 (F3h) | 23 (F7h) | 010b     | 24 (F8h) | 29 (FDh) |
| 400                  | 000b                           | 9 (E9h)  | 20 (F4h) | 000b     | 11 (EBh) | 25 (F9h) | 001b     | 7 (E7h)  | 16 (F0h) |


  

| Transfer Rate (kbps) | Operating Frequency PCLK (MHz) |          |          |          |          |          |
|----------------------|--------------------------------|----------|----------|----------|----------|----------|
|                      | 30                             |          |          | 32       |          |          |
|                      | CKS[2:0]                       | ICBRH    | ICBRL    | CKS[2:0] | ICBRH    | ICBRL    |
| 10                   | 110b                           | 20 (F4h) | 24 (F8h) | 110b     | 22 (F6h) | 25 (F9h) |
| 50                   | 100b                           | 15 (EFh) | 18 (F2h) | 100b     | 16 (F0h) | 19 (F3h) |
| 100                  | 011b                           | 14 (EEh) | 17 (F1h) | 011b     | 15 (EFh) | 18 (F2h) |
| 400                  | 001b                           | 8 (E8h)  | 19 (F3h) | 001b     | 9 (E9h)  | 20 (F4h) |

Note: ICBRH/ICBRL settings in these tables are calculated using the following values:  
 SCL0 line rise time (tr): 100 kbps or less (Sm): 1000 ns, 400 kbps or less (Fm): 300 ns  
 SCL0 line fall time (tf): 400 kbps or less (Sm/Fm): 300 ns  
 For the specified values of rise time (tr) and fall time (tf) of the SCL0 signal, refer to the I<sup>2</sup>C-bus specification from NXP Semiconductors.

### 35.2.15 I<sup>2</sup>C-bus Transmit Data Register (ICDRT)

Address(es): RIIC0.ICDRT 0008 8312h




When the ICDRT register detects a space in the I<sup>2</sup>C-bus shift register (ICDRS), it transfers the transmit data that has been written to the ICDRT register to the ICDRS register and starts transmitting data in transmit mode.

The double-buffer structure of the ICDRT register and the ICDRS register allows continuous transmit operation if the next transmit data has been written to the ICDRT register while the ICDRS register data is being transmitted.

The ICDRT register can always be read and written. Write transmit data to the ICDRT register once when a transmit data empty interrupt (TXI) request is generated.

### 35.2.16 I<sup>2</sup>C-bus Receive Data Register (ICDRR)

Address(es): RIIC0.ICDRR 0008 8313h




When 1 byte of data has been received, the received data is transferred from the I<sup>2</sup>C-bus shift register (ICDRS) to the ICDRR register to enable the next data to be received.

The double-buffer structure of the ICDRS register and the ICDRR register allows continuous receive operation if the received data has been read from the ICDRR register while the ICDRS register is receiving data.

The ICDRR register cannot be written. Read data from the ICDRR register once when a receive data full interrupt (RXI) request is generated.

If the ICDRR register receives the next receive data before the current data is read from the ICDRR register (while the ICSR2.RDRF flag is 1), the RIIC automatically holds the SCL line low one cycle before the RDRF flag is set to 1 next.

### 35.2.17 I<sup>2</sup>C-bus Shift Register (ICDRS)



The ICDRS register is an 8-bit shift register to transmit and receive data.

During transmission, transmit data is transferred from the ICDRT register to the ICDRS register and is sent from the SDA0 pin. During reception, data is transferred from the ICDRS register to the ICDRR register after 1 byte of data has been received.

The ICDRS register cannot be accessed directly.

## 35.3 Operation

### 35.3.1 Communication Data Format

The I<sup>2</sup>C-bus format consists of 8-bit data and 1-bit acknowledgment. The first byte following a start condition or restart condition is an address byte used to specify a slave device with which the master device communicates. The specified slave is valid until a new slave is specified or a stop condition is generated.

Figure 35.3 shows the I<sup>2</sup>C-bus format, and Figure 35.4 shows the I<sup>2</sup>C-bus timing.




Figure 35.3 I<sup>2</sup>C-bus Format




Figure 35.4 I<sup>2</sup>C-bus Timing (SLA = 7 Bits)

- S: Start condition. The master device drives the SDA0 line low from high while the SCL0 line is high.
- SLA: Slave address, by which the master device selects a slave device.
- R/W#: Indicates the direction of data transfer: from the slave device to the master device when R/W is 1, or from the master device to the slave device when R/W is 0.
- A: Acknowledge. The receiver drives the SDA0 line low. (In master transmit mode, the slave device returns acknowledge. In master receive mode, the master device returns acknowledge.)
- A#: Not Acknowledge. The receiver drives the SDA0 line high.
- Sr: Restart condition. The master device drives the SDA0 line low from high after the setup time has elapsed with the SCL0 line high.
- DATA: Transmitted or received data
- P: Stop condition. The master device drives the SDA0 line high from low while the SCL0 line is high.

### 35.3.2 Initial Settings

Before starting data transmission and reception, initialize the RIIC according to the procedure in Figure 35.5.

Set the ICCR1.ICE bit to 1 (internal reset) after setting the ICCR1.IICRST bit to 1 (RIIC reset) with the ICCR1.ICE bit set to 0 (SCL0 and SDA0 pins in inactive state). This initializes the various flags and internal state of the ICSR1 register. After that, set registers SARLy, SARUy, ICSEr, ICMR1, ICBRH, and ICBRL (y = 0 to 2), and set the other registers as necessary (for initial settings of the RIIC, see Figure 35.5). When the necessary register settings have been completed, set the ICCR1.IICRST bit to 0 (releases the RIIC reset). This step is not necessary if initialization of the RIIC has already been completed.




Figure 35.5 Example of RIIC Initialization Flowchart

### 35.3.3 Master Transmit Operation

In master transmit operation, the RIIC generates clock signals and sends data as the master device, and the slave device returns acknowledgments. Figure 35.6 shows an example of usage of master transmission and Figure 35.7 to Figure 35.9 show the timing of operations in master transmission.

The following describes the procedure and operations for master transmission.

- (1) Initial settings. For details, refer to section 35.3.2, Initial Settings.
- (2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. At the same time, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the internal levels for the SDA output state and the levels on the SDA0 line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.
- (3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the slave address and the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. After the byte containing the slave address and R/W# bit has been transmitted, the value of the TRS bit is automatically updated to select master transmit or master receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 0, the RIIC continues in master transmit mode. Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition. For data transmission with an address in the 10-bit format, start by writing 1111 0b, the 2 higher-order bits of the slave address, and W to the ICDRT register as the first address transmission. Then, as the second address transmission, write the 8 lower-order bits of the slave address to the ICDRT register.
- (4) After confirming that the ICSR2.TDRE flag is 1, write the data for transmission to the ICDRT register. The RIIC automatically holds the SCL0 line low until the data for transmission are ready or a stop condition is generated.
- (5) After all bytes of data for transmission have been written to the ICDRT register, wait until the value of the ICSR2.TEND flag returns to 1, and then set the ICCR2.SP bit to 1 (requests to generate a stop condition). Upon receiving a stop condition generation request, the RIIC generates the stop condition.
- (6) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, it automatically sets the TDRE and TEND flags to 0, and sets the ICSR2.STOP flag to 1.
- (7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 35.6 Example of Master Transmission Flowchart




Figure 35.7 Master Transmit Operation Timing (1) (7-Bit Address Format)




Figure 35.8 Master Transmit Operation Timing (2) (10-Bit Address Format)




Figure 35.9 Master Transmit Operation Timing (3)

### 35.3.4 Master Receive Operation

In master receive operation, the RIIC as a master device generates clock signals, receives data from the slave device, and returns acknowledgments. Because the RIIC must start by sending a slave address to the corresponding slave device, this part of the procedure is performed in master transmit mode, but the subsequent steps are in master receive mode.

Figure 35.10 and Figure 35.11 show examples of usage of master reception (7-bit address format) and Figure 35.12 to Figure 35.14 show the timing of operations in master reception.

The following describes the procedure and operations for master reception.

- (1) Initial settings. For details, refer to section 35.3.2, Initial Settings.
- (2) Read the ICCR2.BBSY flag to check that the bus is open, and then set the ICCR2.ST bit to 1 (requests to generate a start condition). Upon receiving the request, the RIIC generates a start condition. When the RIIC detects the start condition, the BBSY flag and the ICSR2.START flag are automatically set to 1 and the ST bit is automatically set to 0. At this time, if the start condition is detected and the levels for the SDA output and the levels on the SDA0 line have matched while the ST bit is 1, the RIIC recognizes that generating of the start condition as requested by the ST bit has been successfully completed, and bits MST and TRS in the ICCR2 register are automatically set to 1, placing the RIIC in master transmit mode. The ICSR2.TDRE flag is also automatically set to 1 in response to setting of the TRS bit to 1.
- (3) Check that the ICSR2.TDRE flag is 1, and then write the value for transmission (the first byte indicates the slave address and value of the R/W# bit) to the ICDRT register. Once the data for transmission are written to the ICDRT register, the TDRE flag is automatically set to 0, the data are transferred from the ICDRT register to the ICDRS register, and the TDRE flag is again set to 1. Once the byte containing the slave address and R/W# bit has been transmitted, the value of the ICCR2.TRS bit is automatically updated to select transmit or receive mode in accord with the value of the transmitted R/W# bit. If the value of the R/W# bit was 1, the TRS bit is set to 0 on the rising edge of the ninth SCL, placing the RIIC in master receive mode. At this time, the TDRE flag is set to 0 and the ICSR2.RDRF flag is automatically set to 1.

Because the ICSR2.NACKF flag being 1 at this time indicates that no slave device recognized the address or there was an error in communications, write 1 to the ICCR2.SP bit to generate a stop condition.

For master reception from a device with a 10-bit address, start by using master transmission to send the 10-bit address, and then generate a restart condition. After that, transmitting 1111 0b, the two higher-order bits of the slave address, and the R bit places the RIIC in master receive mode.

- (4) Dummy read the ICDRR register after confirming that the ICSR2.RDRF flag is 1; this makes the RIIC start output of the SCL and start data reception.
- (5) After 1 byte of data has been received, the ICSR2.RDRF flag is set to 1 on the rising edge of the eighth or ninth SCL (the clock signal) as selected by the ICMR3.RDRFS bit. Reading the ICDRR register at this time will produce the received data, and the RDRF flag is automatically set to 0 at the same time. Furthermore, the value of the acknowledgment bit received during the ninth SCL is returned as the value set in the ICMR3.ACKBT bit. Furthermore, if the next byte to be received is the next to last byte, set the ICMR3.WAIT bit to 1 (for wait insertion) before reading the ICDRR register (containing the second byte from last). As well as enabling NACK output even in the case of delays in processing to set the ICMR3.ACKBT bit to 1 (NACK) in step (6), due to other interrupts, etc., this fixes the SCL0 line to low on the falling edge of the ninth clock pulse in reception of the last byte, so the state is such that generating a stop condition is possible.
- (6) When the ICMR3.RDRFS bit is 0 and the slave device must be notified that it is to end transfer for data reception after transfer of the next (final) byte, set the ICMR3.ACKBT bit to 1 (NACK).
- (7) After reading the byte before last from the ICDRR register, if the value of the ICSR2.RDRF flag is confirmed to be 1, write 1 to the ICCR2.SP bit (requests to generate a stop condition) and then read the last byte from the ICDRR register. When the ICDRR register is read, the RIIC is released from the wait state and generates the stop condition after low-level output in the ninth clock pulse is completed or the SCL0 line is released from the low-hold state.
- (8) Upon detecting the stop condition, the RIIC automatically sets bits MST and TRS in the ICCR2 register to 00b and enters slave receive mode. Furthermore, detection of the stop condition leads to setting of the ICSR2.STOP flag to 1.
- (9) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 35.10 Example of Master Reception (7-Bit Address Format, 1 or 2 bytes)




Figure 35.11 Example of Master Reception (7-Bit Address Format, 3 Bytes or More)




Figure 35.12 Master Receive Operation Timing (1) (7-Bit Address Format, When RDRFS bit is 0)




Figure 35.13 Master Receive Operation Timing (2) (10-Bit Address Format, When RDRFS bit is 0)




Figure 35.14 Master Receive Operation Timing (3) (When RDRFS bit is 0)

### 35.3.5 Slave Transmit Operation

In slave transmit operation, the master device outputs the SCL, the RIIC transmits data as a slave device, and the master device returns acknowledgments.

Figure 35.15 shows an example of usage of slave transmission and Figure 35.16 and Figure 35.17 show the timing of operations in slave transmission.

The following describes the procedure and operations for slave transmission.

- (1) Initial settings. For details, refer to section 35.3.2, Initial Settings.  
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.
- (2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 1, the RIIC automatically places itself in slave transmit mode by setting both the ICCR2.TRS bit and the ICSR2.TDRE flag to 1.
- (3) After the ICSR2.TDRE flag is confirmed to be 1, write the data for transmission to the ICDRT register. At this time, if the RIIC does not receive ACK from the master device (receives a NACK signal) while the ICFER.NACKF bit is 1, the RIIC suspends transfer of the next data.
- (4) Wait until the ICSR2.TEND flag is set to 1 while the ICSR2.TDRE flag is 1, after the ICSR2.NACKF flag is set to 1 or the last byte for transmission is written to the ICDRT register. When the ICSR2.NACKF flag or the TEND flag is 1, the RIIC drives the SCL0 line low on the falling edge of ninth SCL.
- (5) When the ICSR2.NACKF flag or the ICSR2.TEND flag is 1, dummy read the ICDRR register to complete the processing. This releases the SCL0 line.
- (6) Upon detecting the stop condition, the RIIC automatically sets bits ICSR1.HOA, GCA, and AASy (y = 0 to 2), flags ICSR2.TDRE and TEND, and the ICCR2.TRS bit to 0, and enters slave receive mode.
- (7) After checking that the ICSR2.STOP flag is 1, set the ICSR2.NACKF and STOP flags to 0 for the next transfer operation.




Figure 35.15 Example of Slave Transmission Flowchart




Figure 35.16 Slave Transmit Operation Timing (1) (7-Bit Address Format)




Figure 35.17 Slave Transmit Operation Timing (2)

### 35.3.6 Slave Receive Operation

In slave receive operation, the master device outputs the SCL and transmit data, and the RIIC returns acknowledgments as a slave device.

Figure 35.18 shows an example of usage of slave reception and Figure 35.19 and Figure 35.20 show the timing of operations in slave reception.

The following describes the procedure and operations for slave reception.

- (1) Initial settings. For details, refer to section 35.3.2, Initial Settings.  
After initial settings, the RIIC will stay in the standby state until it receives a slave address that it matches.
- (2) After receiving a matching slave address, the RIIC sets one of the corresponding bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 1 on the rising edge of the ninth SCL (the clock signal) and outputs the value set in the ICMR3.ACKBT bit to the acknowledgment bit on the ninth SCL. If the value of the R/W# bit that was also received at this time is 0, the RIIC continues to place itself in slave receive mode and sets the ICSR2.RDRF flag to 1.
- (3) After the ICSR2.STOP flag is confirmed to be 0 and the ICSR2.RDRF flag to be 1, dummy read the ICDRR register (the dummy value consists of the slave address and R/W# bit when the 7-bit address format is selected, or the lower 8 bits when the 10-bit address format is selected).
- (4) When the ICDRR register is read, the RIIC automatically sets the ICSR2.RDRF flag to 0. If reading of the ICDRR register is delayed and a next byte is received while the RDRF flag is still set to 1, the RIIC holds the SCL0 line low from one SCL cycle before the timing with which RDRF should be set. In this case, reading the ICDRR register releases the SCL0 line from being held low.  
When the ICSR2.STOP flag is 1 and the ICSR2.RDRF flag is also 1, read the ICDRR register until all the data is completely received.
- (5) Upon detecting the stop condition, the RIIC automatically clears bits ICSR1.HOA, GCA, and AASy (y = 0 to 2) to 0.
- (6) After checking that the ICSR2.STOP flag is 1, set the ICSR2.STOP flag to 0 for the next transfer operation.




Figure 35.18 Example of Slave Reception Flowchart




Figure 35.19 Slave Receive Operation Timing (1) (7-Bit Address Format, when RDRFS bit is 0)




Figure 35.20 Slave Receive Operation Timing (2) (when RDRFS bit is 0)

### 35.4 SCL Synchronization Circuit

In generation of the SCL, the RIIC starts counting out the value for width at high level specified in the ICBRH register when it detects a rising edge on the SCL0 line and drives the SCL0 line low once counting of the width at high level is complete. When the RIIC detects the falling edge of the SCL0 line, it starts counting out the width at low period specified in the ICBRL register, and then stops driving the SCL0 line (releases the line) once counting of the width at low level is complete. The SCL is thus generated.

If multiple master devices are connected to the I<sup>2</sup>C-bus, a collision of SCL signals may arise due to contention with another master device. In such cases, the master devices have to synchronize their SCL signals. Since synchronization of the SCL signals must be handled bit by bit, the RIIC is equipped with a facility (the SCL synchronization circuit) for obtaining bit-by-bit synchronization of the SCL signals by monitoring the SCL0 line while in master mode.

When the RIIC has detected a rising edge on the SCL0 line and thus started counting out the width at high level specified in the ICBRH register, and the level on the SCL0 line falls because an SCL signal is being generated by another master device, the RIIC stops counting when it detects the falling edge, drives the level on the SCL0 line low, and starts counting out the width at low level specified in the ICBRL register. When the RIIC finishes counting out the width at low level, it stops driving the SCL0 line low (i.e. releases the line). At this time, if the width at low level of the SCL signal from the other master device is longer than the width at low level set in the RIIC, the width at low level of the SCL signal will be extended. Once the width at low level for the other master device has ended, the SCL signal rises because the SCL0 line has been released. When the RIIC finishes outputting the low period of the SCL, the SCL0 line is released and the SCL rises. That is, in cases of contention of SCL signals from more than one master, the width at high level of the SCL signal is synchronized with that of the clock having the narrower width, and the width at low level of the SCL signal is synchronized with that of the clock having the broader width. However, such synchronization of the SCL signal is only enabled when the ICFER.SCLE bit is set to 1.




Figure 35.21 Generation and Synchronization of the SCL Signal from the RIIC

### 35.5 SDA Output Delay Function

The RIIC module incorporates a function for delaying output on the SDA line. The delay can be applied to all output (generation of the start, restart, and stop conditions, data, and the ACK and NACK signals) on the SDA line.

The SDA output delay function is used to delay the SDA output timing relative to falling edges of SCL to ensure that the SDA signal changes while the SCL is low and can be used to prevent erroneous operation of communications devices.

This function is also used to satisfy the 300 ns (min.) data hold time prescribed by the SMBus specification.

The output delay function is enabled by setting the ICMR2.SDDL[2:0] bits to any value other than 000b, and disabled by setting the same bits to 000b.

When the SDA output delay function is enabled (the SDDL[2:0] bits are not “000b”), the SDA output delay counter counts the number of cycles set in the SDDL[2:0] bits of the count source selected by the ICMR2.DLCS bit (the internal reference clock (IIC $\phi$ ) or internal reference clock divided by 2 (IIC $\phi$ /2)). On completion of counting of cycles of delay, the RIIC changes the bit being output as the SDA signal (generation of the start, restart, or stop condition, a new bit, or an ACK or NACK signal).




Figure 35.22 SDA Output Delay Function

### 35.6 Digital Noise Filters

The states of the SCL0 and SDA0 pins are conveyed to the internal circuitry through analog noise filters and digital noise filters. Figure 35.23 is a block diagram of the digital noise filter.

The on-chip digital noise filter of each RIIC consists of four flip-flop circuit stages connected in series and a match detection circuit.

The number of effective stages in the digital noise filter is selected by the ICMR3.NF[1:0] bits. The selected number of effective stages determines the noise-filtering capability as a period from one to four cycles of IIC $\phi$ .

The input signal to the SCL0 pin (or SDA0 pin) is sampled on falling edges of the IIC $\phi$  signal. When the input signal level matches the output level for the number of effective flip-flop circuit stages selected by the ICMR3.NF[1:0] bits, the signal level is conveyed to the subsequent stages. If the signal levels do not match, the previous value is retained.

If the ratio between the frequency of the internal operating clock (PCLK) and the transfer rate is relatively small (e.g. data transfer at 400 kbps with PCLK = 4 MHz), the characteristics of the digital noise filter may lead to the elimination of needed signals as noise. In such cases, it is possible to disable the digital noise filter (by setting the ICFER.NFE bit to 0) and use only the analog noise filter.




Figure 35.23 Block Diagram of the Digital Noise Filter

## 35.7 Address Match Detection


The RIIC can set three unique slave addresses in addition to the general call address and host address, and also can set 7-bit or 10-bit slave addresses.

### 35.7.1 Slave-Address Match Detection

The RIIC can set three unique slave addresses, and has a slave address detection function for each unique slave address. When the ICSER.SARyE bit ( $y = 0$  to  $2$ ) is set to 1, the slave addresses set in registers SARUy and SARLy ( $y = 0$  to  $2$ ) can be detected.

When the RIIC detects a match with its set slave address, the corresponding ICSR1.AASy flag ( $y = 0$  to  $2$ ) is set to 1 on the rising edge of the ninth SCL, and the ICSR2.RDRF flag or the ICSR2.TDRE flag is set to 1 according to the level of the R/W# bit. This causes a receive data full interrupt (RXI) or transmit data empty interrupt (TXI) to be generated. The AASy flag is used to identify which slave address has been specified.

Figure 35.24 to Figure 35.26 show the AASy flag set timing in three cases.



**Figure 35.24 AASy Flag Set Timing with 7-Bit Address Format Selected**




Figure 35.25 AASy Flag Set Timing with 10-Bit Address Format Selected




Figure 35.26 AASy Flag Set/Clear Timing with 7-Bit/10-Bit Address Formats Mixed

### 35.7.2 Detection of the General Call Address

The RIIC also has a facility for detecting the general call address (0000 000b + 0 (write)). This is enabled by setting the ICSER.GCAE bit to 1.

If the address following a start or restart condition is 0000 000b + 1 (read) (start byte), the RIIC recognizes this as the address of a slave device with an “all-zero” address but not as the general call address.

When the RIIC detects the general call address, both the ICSR1.GCA flag and the ICSR2.RDRF flag are set to 1 on the rising edge of the ninth SCL. This leads to the generation of a receive data full interrupt (RXI). The value of the GCA flag can be confirmed to recognize that the general call address has been transmitted.

Operation after detection of the general call address is the same as normal slave receive operation.




Figure 35.27 Timing of GCA Flag Setting during Reception of General Call Address

### 35.7.3 Device-ID Address Detection

The RIIC module has a function to detect device-ID addresses complying with the I<sup>2</sup>C-bus specification. When the RIIC receives 1111 100b as the first seven bits of the first byte following a start condition or a restart condition while the ICSER.DIDE bit set to 1, the RIIC recognizes the address as a device-ID address, sets the ICSR1.DID flag to 1 on the rising edge of the ninth SCL when the following R/W# bit is 0, and then compares the second and following bytes with its own slave address. If the received address matches the value in the slave address register, the RIIC sets the corresponding ICSR1.AASy flag (y = 0 to 2) to 1.

After that, when the first byte received after a start or restart condition is generated matches the device ID address (1111 100b) again and the following R/W# bit is 1, the RIIC does not compare the second and subsequent bytes and sets the ICSR2.TDRE flag to 1.

In the device-ID address detection function, the RIIC sets the DID flag to 0 if a match with the RIIC's own slave address is not obtained or a match with the device ID address is not obtained after a match with the RIIC's own slave address and the detection of a restart condition. If the first byte after detection of a start or restart condition matches the device ID address (1111 100b) and the R/W# bit is 0, the RIIC sets the DID flag to 1 and compares the second and subsequent bytes with the RIIC's slave address. If the R/W# bit is 1, the DID flag holds the previous value and the RIIC does not compare the second and subsequent bytes. Therefore, the reception of a device-ID address can be checked by reading the DID flag after confirming that TDRE flag is 1.

Furthermore, prepare the device-ID fields (3 bytes: 12 bits indicating the manufacturer + 9 bits identifying the part + 3 bits indicating the revision) that must be sent to the host after reception of a continuous device-ID field as normal data for transmission. For details of the information that must be included in device-ID fields, contact NXP Semiconductors.




Figure 35.28 Set/Clear Timing of the AASy and DID Flags during Reception of Device-ID Address

### 35.7.4 Host Address Detection

The RIIC has a function to detect the host address while the SMBus is operating. When the ICSER.HOAE bit is set to 1 while the ICMR3.SMBS bit is 1, the RIIC can detect the host address (0001 000b) in slave receive mode (bits MST and TRS in the ICCR2 register are 00b).

When the RIIC detects the host address, the ICSR1.HOA flag is set to 1 at the rising edge of the ninth SCL, and at the same time, the ICSR2.RDRF flag is set to 1 when the R/W# bit is 0 (Wr bit). This causes a receive data full interrupt (RXI) to be generated. The HOA flag is used to recognize that the host address was sent from the smart battery or other devices.

If the bit following the host address (0001 000b) is an Rd bit (R/W# bit is 1), the RIIC can also detect the host address. After the host address is detected, the RIIC operates in the same manner as normal slave operation.




Figure 35.29 HOA Flag Set Timing during Reception of Host Address

## 35.8 Automatic Low-Hold Function for SCL

### 35.8.1 Function to Prevent Wrong Transmission of Transmit Data

If the shift register (ICDRS) is empty when data have not been written to the I<sup>2</sup>C-bus transmit data register (ICDRT) with the RIIC in transmission mode (ICCR2.TRS bit is 1), the SCL0 line is automatically held low over the intervals shown below. This low period is extended until data for transmission have been written, which prevents the unintended transmission of erroneous data.

#### Master transmit mode

- Low period after a start condition or restart condition is generated
- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next

#### Slave transmit mode

- Low period between the ninth clock pulse of one transfer and the first clock pulse of the next




Figure 35.30 Automatic Low-Hold Operation in Transmit Mode

### 35.8.2 NACK Reception Transfer Suspension Function

The RIIC has a function to suspend transfer operation when NACK is received in transmit mode (ICCR2.TRS bit is 1). This function is enabled when the ICFER.NACKE bit is set to 1 (transfer suspension enabled). If the next transmit data has already been written (ICSR2.TDRE flag is 0) when NACK is received, next data transmission at the falling edge of the ninth SCL is automatically suspended. This prevents the SDA0 line output level from being held low when the MSB of the next transmit data is 0.

If the data transmission is suspended (ICSR2.NACKF flag is 1) by this function, the following data transmission and data reception are not started. To resume data transfer, set the NACKF flag to 0. In master transmit mode, restart data transfer by setting the NACKF flag to 0 after generating a restart condition, or restart data transfer from a start condition after generating a stop condition then setting the NACKF flag to 0.




Figure 35.31 Suspension of Data Transmission When NACK is Received (NACKE = 1)

### 35.8.3 Function to Prevent Failure to Receive Data

If response processing is delayed when receive data (ICDRR) read is delayed for a period of one transfer byte or more with receive data full (ICSR2.RDRF flag is 1) in receive mode (ICCR2.TRS bit is 0), the RIIC holds the SCL0 line low automatically immediately before the next data is received to prevent failure to receive data.

This function to prevent failure to receive data using the automatic low-hold function is also enabled even if the read processing of the final receive data is delayed and, in the meantime, the RIIC's own slave address is designated after a stop condition is generated. This function does not disturb other communication because the RIIC does not hold the SCL0 line low when a mismatch with its own slave address occurs after a stop condition is generated.

Sections in which the SCL0 line is held low can be selected with a combination of the WAIT and RDRFS bits in the ICMR3 register.

#### (1) 1-Byte Receive Operation and Automatic Low-Hold Function Using the WAIT Bit

When the ICMR3.WAIT bit is set to 1, the RIIC performs 1-byte receive operation using the WAIT bit function.

Furthermore, when the ICMR3.RDRFS bit is 0, the RIIC automatically sends the ICMR3.ACKBT bit value for the acknowledgment bit in the period from the falling edge of the eighth SCL to the falling edge of the ninth SCL, and automatically holds the SCL0 line low at the falling edge of the ninth SCL using the WAIT bit function. This low-hold is released by reading data from the ICDRR register, which enables byte-wise receive operation.


The WAIT bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.

#### (2) 1-Byte Receive Operation (ACK/NACK Transmission Control) and Automatic Low-Hold Function Using the RDRFS Bit

When the ICMR3.RDRFS bit is set to 1, the RIIC performs 1-byte receive operation using the RDRFS bit function.

When the RDRFS bit is set to 1, the ICSR2.RDRF flag (receive data full) is set to 1 at the rising edge of the eighth SCL, and the SCL0 line is automatically held low at the falling edge of the eighth SCL. This low-hold is released by writing a value to the ICMR3.ACKBT bit, but cannot be released by reading data from the ICDRR register, which enables receive operation by the ACK/NACK transmission control according to the data received in byte units.

The RDRFS bit function is enabled for receive bytes after a match with the RIIC's own slave address (including the general call address and host address) is obtained in master receive mode or slave receive mode.



**Figure 35.32** Automatic Low-Hold Operation in Receive Mode (Using RDRFS and WAIT Bits)

## 35.9 Arbitration-Lost Detection Functions

In addition to the normal arbitration-lost detection function defined by the I<sup>2</sup>C-bus specification, the RIIC has functions to prevent double-generation of a start condition, to detect arbitration-lost during transmission of NACK, and to detect arbitration-lost in slave transmit mode.

### 35.9.1 Master Arbitration-Lost Detection (MALE Bit)

The RIIC drives the SDA0 line low to generate a start condition. However, if the SDA0 line has already been driven low by another master device generating a start condition, the RIIC causes arbitration to be lost, so priority is given to transfer by the other master device. Similarly, if the ICCR2.ST bit is set to 1 while the ICCR2.BBSY flag is 1 (bus busy state), arbitration is lost, so priority is given to transfer by the other master device. No start condition is generated in this case. When a start condition is generated successfully, if the data for transmission including the address bits (i.e. the internal SDA output level) and the level on the SDA0 line do not match (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state) and the low is detected on the SDA0 line, the RIIC loses in arbitration.

After a loss in arbitration of mastership, the RIIC immediately enters slave receive mode. If a slave address (including the general call address) matches its own address at this time, the RIIC continues in slave operation.

A loss in arbitration of mastership is detected when the following conditions are met while the ICFER.MALE bit is 1 (master arbitration-lost detection enabled).

#### Conditions for master arbitration-lost

- Non-matching of the internal level for output on SDA and the level on the SDA0 line after a start condition was generated by setting the ICCR2.ST bit to 1 while the ICCR2.BBSY flag was set to 0 (erroneous generation of a start condition)
- Setting of the ICCR2.ST bit to 1 while the BBSY flag is set to 1 (start condition double-generation error)
- When the transmit data excluding acknowledgment bit (internal SDA output level) does not match the level on the SDA0 line in master transmit mode (bits MST and TRS in the ICCR2 register = 11b)




Figure 35.33 Examples of Master Arbitration-Lost Detection (MALE = 1)





Figure 35.34 Arbitration-Lost When a Start Condition is Generated (MALE = 1)

### 35.9.2 Function to Detect Loss of Arbitration during NACK Transmission (NALE Bit)

The RIIC has a function to cause arbitration to be lost if the internal SDA output level does not match the level on the SDA0 line (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state) and the low is detected on the SDA0 line during transmission of NACK in receive mode. Arbitration is lost due to a conflict of NACK transmission and ACK transmission when two or more master devices receive data from the same slave device simultaneously in a multi-master system. Such conflict occurs when multiple master devices send/receive the same information through a single slave device. Figure 35.35 shows an example of arbitration-lost detection during transmission of NACK.



**Figure 35.35 Example of Arbitration-Lost Detection during Transmission of NACK (NALE = 1)**

The following explains arbitration-lost detection using an example where two master devices (master A and master B) and a single slave device are connected through the bus. In this example, master A receives 2 bytes of data from the slave device, and master B receives 4 bytes of data from the slave device.

If master A and master B access the slave device simultaneously, because the slave address is identical, arbitration is not lost in both master A and master B during access to the slave device. Therefore, both master A and master B recognize that they have obtained the bus mastership and operate as such. Here, master A sends NACK when it has received 2 final bytes of data from the slave device. Meanwhile, master B sends ACK because it has not received necessary 4 bytes of data. At this time, the NACK transmission from master A and the ACK transmission from master B conflict. In general, if a conflict like this occurs, master A cannot detect ACK transmitted by master B and generates a stop condition. Therefore, the generation of the stop condition conflicts with the SCL output of master B, which disturbs communication.

When the RIIC receives ACK during transmission of NACK, it detects a defeat in conflict with other master devices and causes arbitration to be lost.

If arbitration is lost during transmission of NACK, the RIIC immediately cancels the slave match condition and enters slave receive mode. This prevents a stop condition from being generated, preventing a communication failure on the bus. Similarly, in the ARP command processing of SMBus, the function to detect loss of arbitration during transmission of NACK is also available for eliminating the extra processing (such as FFh transmission processing) necessary if the UDID (Unique Device Identifier) of assign address does not match in the Get UDID (general) processing after the Assign address command.

The RIIC detects arbitration-lost during transmission of NACK when the following condition is met with the ICFER.NALE bit set to 1 (arbitration-lost detection during NACK transmission enabled).

### Condition for arbitration-lost during NACK transmission

- When the internal SDA output level does not match the SDA0 line (ACK is received) during transmission of NACK (ICMR3.ACKBT bit = 1)

### 35.9.3 Slave Arbitration-Lost Detection (SALE Bit)

The RIIC has a function to cause arbitration to be lost if the data for transmission (i.e. the internal SDA output level) and the level on the SDA0 line do not match (the high output as the internal SDA output; i.e. the SDA0 pin is in the high-impedance state and the low is detected on the SDA0 line in slave transmit mode). This arbitration-lost detection function is mainly used when transmitting a UDID (Unique Device Identifier) over an SMBus.

When it loses slave arbitration, the RIIC is immediately released from the slave-matched state and enters slave receive mode. This function can detect conflicts of data during transmission of UDIDs over an SMBus and eliminate subsequent redundant processing (processing for the transmission of FFh).

The RIIC detects slave arbitration-lost when the following condition is met with the ICFER.SALE bit set to 1 (slave arbitration-lost detection enabled).

### Condition for slave arbitration-lost

- When transmit data excluding acknowledgment bit (internal SDA output level) does not match the SDA0 line in slave transmit mode (bits MST and TRS in the ICCR2 register are 01b)




Figure 35.36 Example of Slave Arbitration-Lost Detection (SALE = 1)

## 35.10 Start Condition/Restart Condition/Stop Condition Generating Function

### 35.10.1 Generating a Start Condition

The RIIC generates a start condition when the ICCR2.ST bit is set to 1.

When the ST bit is set to 1, a start condition generation request is made and the RIIC generates a start condition when the ICCR2.BBSY flag is 0 (bus free state). When a start condition is generated normally, the RIIC automatically shifts to the master transmit mode.

A start condition is generated in the following sequence.

#### Start condition generation

- (1) Drive the SDA0 line low (high to low).
- (2) Secure the time set in the ICBRH register and the start condition hold time.
- (3) Drive the SCL0 line low (high to low).
- (4) Detect the low level on the SCL0 line and secure the low period of the signal on the SCL0 line set in the ICBRL register.

### 35.10.2 Generating a Restart Condition

The RIIC generates a restart condition when the ICCR2.RS bit is set to 1.

When the RS bit is set to 1, a restart condition generation request is made and the RIIC generates a restart condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).

A restart condition is generated in the following sequence.

#### Restart condition generation

- (1) Release the SDA0 line.
- (2) Secure the low period of the signal on the SCL0 line set in the ICBRL register.
- (3) Release the SCL0 line (low to high).
- (4) Detect the high level on the SCL0 line and secure the time set in the ICBRL register and the restart condition setup time.
- (5) Drive the SDA0 line low (high to low).
- (6) Secure the time set in the ICBRH register and the restart condition hold time.
- (7) Drive the SCL0 line low (high to low).
- (8) Detect the low level on the SCL0 line and secure the low period of the signal on the SCL0 line set in the ICBRL register.




Figure 35.37 Start Condition/Restart Condition Generation Timing (ST and RS Bits)

### 35.10.3 Generating a Stop Condition

The RIIC generates a stop condition when the ICCR2.SP bit is set to 1.

When the SP bit is set to 1, a stop condition generation request is made and the RIIC generates a stop condition when the ICCR2.BBSY flag is 1 (bus busy state) and the ICCR2.MST bit is 1 (master mode).

A stop condition is generated in the following sequence.

#### Stop condition generation

- (1) Drive the SDA0 line low (high to low).
- (2) Secure the low period of the signal on the SCL0 line set in the ICBRL register.
- (3) Release the SCL0 line (low to high).
- (4) Detect the high level on the SCL0 line and secure the time set in the ICBRH register and the stop condition setup time.
- (5) Release the SDA0 line (low to high).
- (6) Secure the time set in the ICBRL register and the bus free time.
- (7) Set the BBSY flag to 0 (to release the bus mastership).




Figure 35.38 Stop Condition Generation Timing (SP Bit)

### 35.11 Bus Hanging

If the clock signals from the master and slave devices go out of synchronization due to noise or other factors, the I<sup>2</sup>C-bus might hang with a fixed level on the SCL0 line and/or SDA0 line.

As measures against the bus hanging, the RIIC has a timeout function to detect hanging by monitoring the SCL0 line, a function for the output of an additional SCL to release the bus from a hung state due to clock signals being out of synchronization, the RIIC reset function, and internal reset function.

By checking bits SCLO, SDAO, SCLI, and SDAI in the ICCR1 register, it is possible to see whether the RIIC or its partner in communications is placing the low level on the SCL0 or SDA0 lines.

#### 35.11.1 Timeout Function

The RIIC includes a timeout function for detecting when the SCL0 line has been stuck longer than the predetermined time. The RIIC can detect an abnormal bus state by monitoring that the SCL0 line is stuck low or high for a predetermined time.


The timeout function monitors the SCL0 line state and counts the low period or high period using the internal counter. The timeout function resets the internal counter each time the SCL0 line changes (rising or falling), but continues to count unless the SCL0 line changes. If the internal counter overflows due to no SCL0 line change, the RIIC can detect the timeout and report the bus hung state.

This timeout function is enabled when the ICFER.TMOE bit is 1. It detects a hung state that the SCL0 line is stuck low or high during the following conditions:

- The bus is busy (ICCR2.BBSY flag is 1) in master mode (ICCR2.MST bit is 1).
- The RIIC's own slave address is detected (ICSR1 register is not 00h) and the bus is busy (ICCR2.BBSY flag is 1) in slave mode (ICCR2.MST bit is 0).
- The bus is free (ICCR2.BBSY flag is 0) while generation of a start condition is requested (ICCR2.ST bit is 1).

The internal counter of the timeout function works using the internal reference clock (IIC $\phi$ ) set by the ICMR1.CKS[2:0] bits as a count source. It functions as a 16-bit counter when long mode is selected (ICMR2.TMOS bit is 0) or a 14-bit counter when short mode is selected (TMOS bit is 1).

The SCL0 line level (low/high or both levels) during which this counter is activated can be selected by the setting of bits TMOH and TMOL in the ICMR2 register. If both bits TMOL and TMOH are set to 0, the internal counter does not work.



### 35.11.2 Additional SCL Output Function

In master mode, the RIIC module has a facility for the output of additional SCL to release the SDA0 line from being held low by the slave device due to the master being out of synchronization with the slave device.

This function is mainly used in master mode to release the SDA0 line from the state of being stuck low by including additional SCL output from the RIIC with single cycles of the SCL as the unit if the RIIC cannot generate a stop condition because the slave device is holding the SDA0 line low. Do not use this function in normal situations. Using it when communications are proceeding correctly will lead to malfunctions.

When the ICCR1.CLO bit is set to 1, an additional clock pulse at the frequency set by the ICMR1.CKS[2:0] bits and the ICBRH and ICBRL registers is output from the SCL0 pin. After output of this clock pulse, the CLO bit automatically becomes 0. The SCL0 pin is held low when the ICCR2.BBSY flag is 1 and held high when the BBSY flag is 0.

Consecutive additional clock pulses can be output by writing 1 to the CLO bit after confirming the CLO bit to be 0.

When the RIIC module is in master mode and the slave device is holding the SDA0 line low because synchronization with the slave device has been lost due to the effects of noise, etc., the output of a stop condition is not possible. The additional SCL output function can be used to output additional clock pulses one by one to make the slave device release the SDA0 line from being held low, thus recovering the bus from an unusable state. Release of the SDA0 line by the slave device can be monitored by reading the ICCR1.SDAI bit. After confirming release of the SDA0 line by the slave device, complete communications by regenerating a stop condition.

Use this function with the ICFER.MALE bit set to 0 (master arbitration-lost detection disabled).

#### Conditions for using the ICCR1.CLO bit

- When the bus is free (ICCR2.BBSY flag is 0) or in master mode (ICCR2.MST bit is 1 and ICCR2.BBSY flag is 1)
- When the communication device does not hold the SCL0 line low

Figure 35.40 shows the operation timing of the additional SCL output function (CLO bit).




Figure 35.40 Additional SCL Output Function (CLO Bit)

### 35.11.3 RIIC Reset and Internal Reset

The RIIC module incorporates a function for resetting itself. There are two types of reset. One is referred to as an RIIC reset; this initializes all registers including the ICCR2.BBSY flag. The other is referred to as an internal reset; this releases the RIIC from the slave-address matched state and initializes the internal counter while retaining other settings. After applying a reset, be sure to set the ICCR1.IICRST bit to 0.

Both types of reset are effective for release from bus-hung states because both restore the output state of the SCL0 and SDA0 pins to the high-impedance state.

Applying a reset during slave operation may lead to a loss of synchronization between the master device clock and the slave device clock, so avoided this where possible. Note that monitoring of the bus state, such as for the presence of a start condition, is not possible during an RIIC reset (bits ICE and IICRST in the ICCR1 register are 01b).

For a detailed description of the RIIC and internal resets, refer to section 35.14, Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected.

## 35.12 SMBus Operation

The RIIC is available for data communication conforming to the SMBus (Version 2.0). To perform SMBus communication, set the ICMR3.SMBS bit to 1. To use the transfer rate within a range of 10 kbps to 100 kbps of the SMBus specification, set the ICMR1.CKS[2:0] bits, the ICBRH register, and the ICBRL register. In addition, determine the values of the ICMR2.DLCS bit and the ICMR2.SDDL[2:0] bits to meet the data hold time (300 ns (min.)). If the RIIC is used only as a slave device, the transfer rate setting is not necessary, whereas the ICBRL register needs to be set to a value longer than the data setup time (250 ns).

For the SMBus device default address (1100 001b), use one of the slave address registers L0 to L2 (registers SARL0, SARL1, and SARL2), and set the corresponding SARUy.FS bit (7-bit/10-bit address format select) (y = 0 to 2) to 0 (7-bit address format).

When transmitting the UDID (Unique Device Identifier), set the ICFER.SALE bit to 1 to enable the slave arbitration-lost detection function.

### 35.12.1 SMBus Timeout Measurement

#### (1) Measuring timeout of slave device

The following period (timeout interval:  $T_{\text{LOW:SEXT}}$ ) must be measured for slave devices in SMBus communication.

- From start condition to stop condition

To measure timeout for slave devices, measure the period from start condition detection to stop condition detection with the MTU or TMR timer using a start condition detection interrupt (STI) and stop condition detection interrupt (SPI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (slave device) ( $T_{\text{LOW:SEXT}}$ : 25 ms (max.)) of the SMBus specification.

If the time measured with the MTU or TMR exceeds the detect clock low timeout ( $T_{\text{TIMEOUT}}$ : 25 ms (min.)) of the SMBus specification, the slave device must release the bus by writing 1 to the ICCR1.IICRST bit to apply an internal reset of the RIIC. When an internal reset is applied to the RIIC, it stops driving the SCL0 and SDA0 pins of the bus and makes the SCL0/SDA0 pin outputs high-impedance, thus releasing the bus.

#### (2) Measuring timeout of master device

The following periods (timeout interval:  $T_{\text{LOW:MEXT}}$ ) must be measured for master devices in SMBus communication.

- From start condition to acknowledgment bit
- Between acknowledgment bits
- From acknowledgment bit to stop condition

To measure timeout for master devices, measure these periods with the MTU or TMR timer using a start condition detection interrupt (STI), stop condition detection interrupt (SPI), and transmit end interrupt (TEI) or receive data full interrupt (RXI) of the RIIC. The measured timeout period must be within the cumulative clock low extend time (master device) ( $T_{\text{LOW:MEXT}}$ : 10 ms (max.)) of the SMBus specification, and the total of all  $T_{\text{LOW:MEXT}}$  from start condition to stop condition must be within  $T_{\text{LOW:SEXT}}$ : 25 ms (max.).

For the ACK receive timing (rising edge of the ninth SCL), monitor the ICSR2.TEND flag in master transmit mode (master transmitter) and the ICSR2.RDRF flag in master receive mode (master receiver). For this reason, perform bitwise transmit operation in master transmit mode, and hold the ICMR3.RDRFS bit 0 until the byte just before reception of the final byte in master receive mode. While the RDRFS bit is 0, the RDRF flag is set to 1 at the rising edge of the ninth SCL.

If the period measured with the MTU or TMR exceeds the cumulative clock low extend time (master device) ( $T_{\text{LOW:MEXT}}$ : 10 ms (max.)) of the SMBus specification or the total of measured periods exceeds the detect clock low timeout ( $T_{\text{TIMEOUT}}$ : 25 ms (min.)) of the SMBus specification, the master device must stop the transaction by generating a stop condition. In master transmit mode, immediately stop the transmit operation (writing data to the ICDRT register).




Figure 35.41 SMBus Timeout Measurement

### 35.12.2 Packet Error Code (PEC)

This MCU incorporates a CRC calculator. The CRC calculator enables transmission of a packet error code (PEC) or checking the received data of the SMBus in data communication of the RIIC. For the CRC generating polynomials of the CRC calculator, refer to section 39, CRC Calculator (CRC).

The PEC data in master transmit mode can be generated by writing all transmit data to the CRC data input register (CRCDIR) in the CRC calculator.

The PEC data in master receive mode can be checked by writing all receive data to CRCDIR in the CRC calculator and comparing the obtained value in the CRC data output register (CRCDOR) with the received PEC data.

To send ACK or NACK according to the match or mismatch result when the final byte is received as a result of the PEC code check, set the ICMR3.RDRFS bit to 1 before the rising edge of the eighth SCL during reception of the final byte, and hold the SCL0 line low at the falling edge of the eighth clock pulse.

### 35.12.3 SMBus Host Notification Protocol (Notify ARP Master Command)

In communications over an SMBus, a slave device can temporarily act as a master device to notify the SMBus host (or ARP master) of its own slave address or to request its own slave address from the SMBus host.

For a product of this MCU to operate as an SMBus host (or ARP master), the host address (0001 000b) sent from the slave device must be detected as a slave address, so the RIIC has a function for detecting the host address. To detect the host address as a slave address, set the ICMR3.SMBS bit and the ICSEH.HOAE bit to 1. Operation after the host address has been detected is the same as normal slave operation.

### 35.13 Interrupt Sources

The RIIC generates four types of interrupt request: transfer error or event generation (arbitration-lost, NACK detection, timeout detection, start condition detection, and stop condition detection), receive data full, transmit data empty, and transmit end.

Table 35.6 lists details of the several interrupt requests. The receive data full and transmit data empty are both capable of activating data transfer by the DTC or DMAC.

**Table 35.6 Interrupt Sources**

| Symbol | Interrupt Source                    | Interrupt Flag | DTC Activation | DMAC Activation | Interrupt Condition     |
|--------|-------------------------------------|----------------|----------------|-----------------|-------------------------|
| EEI    | Transfer error/<br>event generation | AL             | Not possible   | Not possible    | AL = 1 and ALIE = 1     |
|        |                                     | NACKF          |                |                 | NACKF = 1 and NAKIE = 1 |
|        |                                     | TMOF           |                |                 | TMOF = 1 and TMOIE = 1  |
|        |                                     | START          |                |                 | START = 1 and STIE = 1  |
|        |                                     | STOP           |                |                 | STOP = 1 and SPIE = 1   |
| RXI*2  | Receive data full                   | RDRF           | Possible       | Possible        | RDRF = 1 and RIE = 1    |
| TXI*1  | Transmit data empty                 | TDRE           | Possible       | Possible        | TDRE = 1 and TIE = 1    |
| TEI*3  | Transmit end                        | TEND           | Not possible   | Not possible    | TEND = 1 and TEIE = 1   |

Note: There is a delay time between the execution of a write instruction for a peripheral module by the CPU and actual writing to the module. Thus, when an interrupt flag has been cleared or an interrupt request has been masked, read the relevant flag again to check whether clearing or masking has been completed, and then return from interrupt handling. Returning from interrupt handling without checking that writing to the module has been completed creates a possibility of repeated processing of the same interrupt.

Note 1. Because TXI is an edge-detected interrupt, it does not require clearing. Furthermore, the ICSR2.TDRE flag (a condition for TXI) is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Note 2. Because RXI is an edge-detected interrupt, it does not require clearing. Furthermore, the ICSR2.RDRF flag (a condition for RXI) is automatically set to 0 when data are read from the ICDRR register.

Note 3. When using the TEI interrupt, clear the ICSR2.TEND flag in the TEI interrupt handling.

Note that the ICSR2.TEND flag is automatically set to 0 when data for transmission are written to the ICDRT register or a stop condition is detected (ICSR2.STOP flag is 1).

Clear the each flag or mask the interrupt request during interrupt handling.

#### 35.13.1 Buffer Operation for TXI and RXI Interrupts

If the conditions for generating a TXI and RXI interrupt are satisfied while the corresponding IR flag is 1, the interrupt request is not output for the ICU but retained internally (the capacity for internal retention is one request per source).

An interrupt request that was being retained internally is output to the ICU when the value of the ICU.IRn.IR flag becomes 0. Internally retained interrupt requests are automatically cleared under normal conditions of usage.

Internally retained interrupt requests can also be cleared by writing 0 to the corresponding interrupt enable bit in the ICIER register.

### 35.14 Initialization of Registers and Functions When a Reset is Applied or a Condition is Detected

The RIIC can be reset by MCU reset, RIIC reset, and internal reset functions. Table 35.7 lists the reset states of registers and functions when a reset is applied or a condition is detected.

**Table 35.7 Reset States of Registers and Functions When a Reset is Applied or a Condition is Detected**

|                                             |             | MCU Reset   | RIIC Reset<br>(ICE = 0, IICRST = 1) | Internal Reset<br>(ICE = 1, IICRST = 1) | Start Condition/<br>Restart Condition<br>Detection | Stop Condition<br>Detection |
|---------------------------------------------|-------------|-------------|-------------------------------------|-----------------------------------------|----------------------------------------------------|-----------------------------|
| ICCR1                                       | SDAO, SCLO  | To be reset | To be reset                         | To be reset                             | Retained                                           | Retained                    |
|                                             | IICRST, ICE |             | Retained                            | Retained                                |                                                    |                             |
|                                             | Others      |             | To be reset                         |                                         |                                                    |                             |
| ICCR2                                       | ST, RS      | To be reset | To be reset                         | To be reset                             | To be reset                                        | Retained                    |
|                                             | SP          |             |                                     |                                         |                                                    | To be reset                 |
|                                             | TRS         |             |                                     |                                         | See note 1                                         |                             |
|                                             | MST         |             |                                     |                                         | See note 1                                         |                             |
|                                             | BBSY        |             |                                     | Retained                                | Becomes 1                                          |                             |
| ICMR1                                       | BC[2:0]     | To be reset | To be reset                         | To be reset                             | To be reset                                        | Retained                    |
|                                             | Others      |             |                                     | Retained                                | Retained                                           |                             |
| ICMR2                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICMR3                                       | ACKBT       | To be reset | To be reset                         | Retained                                | Retained                                           | To be reset                 |
|                                             | Others      |             |                                     |                                         |                                                    | Retained                    |
| ICFER                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICSER                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICIER                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICSR1                                       |             | To be reset | To be reset                         | To be reset                             | Retained                                           | To be reset                 |
| ICSR2                                       | START       | To be reset | To be reset                         | To be reset                             | Becomes 1                                          | To be reset                 |
|                                             | STOP        |             |                                     |                                         | Retained                                           | Becomes 1                   |
|                                             | TEND        |             |                                     |                                         |                                                    | To be reset                 |
|                                             | TDRE        |             |                                     |                                         | See note 1                                         |                             |
|                                             | Others      |             |                                     |                                         | Retained                                           | Retained                    |
| SARL0, SARL1, SARL2,<br>SARU0, SARU1, SARU2 |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICBRH, ICBRL                                |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICDRT                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICDRR                                       |             | To be reset | To be reset                         | Retained                                | Retained                                           | Retained                    |
| ICDRS                                       |             | To be reset | To be reset                         | To be reset                             | Retained                                           | Retained                    |
| Timeout function                            |             | To be reset | To be reset                         | To be reset                             | Operation                                          | Operation                   |
| Bus free time<br>measurement                |             | To be reset | To be reset                         | Operation                               | Operation                                          | Operation                   |

Note 1. This bit is not reset. This bit becomes 0 or 1 in accordance with the conditions.

### 35.15 Event Link Function (Output)

The RIIC0 handles event output for the event link controller (ELC) corresponding to the following sources.

- Communication error/ communication event
- Receive data full
- Transmit data empty
- Transmit end

#### 35.15.1 Interrupt Handling and Event Linking

The RIIC module produces four kinds of interrupt: transfer error (arbitration-lost detection, detection of NACK, detection of timeout, or detection of a stop condition) event, receive data full, transmit data empty, and transmit end interrupts detection of a start condition. Each of these has an enable bit to control enabling and disabling of the interrupt signal. An interrupt request signal is output for the CPU when an interrupt source condition is satisfied while the setting of the corresponding enable bit is enabled.

The corresponding event signals are sent to other modules via the ELC when the interrupt source conditions are satisfied, regardless of the settings of the interrupt enable bits.

For details on interrupt sources, see Table 35.6.

## 35.16 Usage Notes

### 35.16.1 Setting Module Stop Function

Module stop state can be entered or released using module stop control register B (MSTPCRB). The initial setting is for operation of the RIIC to be stopped. RIIC register access is enabled by releasing the module stop state.

For details on module stop control register B, refer to section 11, Low Power Consumption.

### 35.16.2 Notes on Starting Transfer

If the IR flag corresponding to the RIIC interrupt is 1 when transfer is started (ICCR1.ICE bit is 1), follow the procedure below to clear interrupts before enabling operations. Starting transfer with the IR flag set to 1 while the ICCR1.ICE bit is 1 leads to an interrupt request being internally retained after transfer starts, and this can lead to unanticipated behavior of the IR flag.

1. Confirm that the ICCR1.ICE bit is 0.
2. Set the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side to 0.
3. Read the relevant interrupt enable bits (ICIER.TIE, etc.) on the peripheral function side and confirm that its value is 0.
4. Set the IR flag to 0.

## 36. CAN Module (RSCAN)

### 36.1 Overview

This MCU incorporates the Controller Area Network (CAN) module with one channel of CAN protocol controller conforming to the ISO 11898-1 standard. Table 36.1 shows the CAN module specifications. Figure 36.1 shows the CAN module block diagram. Table 36.2 lists the I/O pins of the CAN module.

In this section, the following variables indicate the number of registers.

- j (j = 0 to 15): Receive rule entry register number  
(GAFLIDLj, GAFLIDHj, GAFLMLj, GAFLMHj, GAFLPLj, GAFLPHj)
- m (m = 0, 1): Receive FIFO buffer number
- n (n = 0 to 15): Receive buffer number
- p (p = 0 to 3): Transmit buffer number
- r (r = 0 to 127): RAM test register (RPGACCr) number

**Table 36.1 CAN Module Specifications (1/2)**

| Item                              | Specification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-----------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Number of channels                | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Protocol                          | ISO 11898-1 compliant                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Communication speed               | <ul style="list-style-type: none"> <li>• Maximum 1 Mbps</li> </ul> $\text{Communication speed (CAN bit time clock)} = \frac{1}{\text{CAN bit time}}$ $\text{CAN bit time} = \text{CANTq} \times \text{Tq count per bit}$ $\text{CANTq} = \frac{\text{CFGL.BRP}[9:0] \text{ bits} + 1}{f_{\text{CAN}}}$ <p>Tq: Time quantum<br/>fCAN: Frequency of CAN clock source (selected by the GCFGL.DCS bit)</p>                                                                                                                      |
| Buffer                            | 20 buffers in total <ul style="list-style-type: none"> <li>• Individual buffers: 4 buffers (4 buffers for one channel)<br/>Transmit buffer: 4 buffers per a channel</li> <li>• Shared buffers: 16 buffers<br/>Receive buffer: 0 to 16 buffers<br/>Receive FIFO buffer: 2 FIFO buffers (up to 16 buffers allocatable to each)<br/>Transmit/receive FIFO buffer: A FIFO buffer per a channel (up to 16 buffers allocatable to each)</li> </ul>                                                                                |
| Reception function                | <ul style="list-style-type: none"> <li>• Receives data frames and remote frames.</li> <li>• Selects ID format (standard ID, extended ID, or both IDs) to be received.</li> <li>• Sets interrupt enable/disable for each FIFO.</li> <li>• Mirror function (to receive messages transmitted from the own CAN node)</li> <li>• Timestamp function (to record message reception time as a 16-bit timer value)</li> </ul>                                                                                                        |
| Reception filter function         | <ul style="list-style-type: none"> <li>• Selects receive messages according to 16 receive rules.</li> <li>• Sets the number of receive rules (0 to 16) for each channel.</li> <li>• Acceptance filter processing: Sets ID and mask for each receive rule.</li> <li>• DLC filter processing: Sets DLC check value for each receive rule.</li> </ul>                                                                                                                                                                          |
| Receive message transfer function | <ul style="list-style-type: none"> <li>• Routing function to transfer receive messages to arbitrary destinations (can be transferred to up to 2 buffers).<br/>Transfer destination: Receive buffer, receive FIFO buffer, and transmit/receive FIFO buffer</li> <li>• Label addition function<br/>Stores label information together when storing a message in a receive buffer and FIFO buffer.</li> </ul>                                                                                                                   |
| Transmission function             | <ul style="list-style-type: none"> <li>• Transmits data frames and remote frames.</li> <li>• Selects ID format (standard ID, extended ID, or both IDs) to be transmitted.</li> <li>• Sets interrupt enable/disable for each transmit buffer and transmit/receive FIFO buffer.</li> <li>• Selects ID priority transmission or transmit buffer number priority transmission.</li> <li>• Transmit abort function (completion of the abort can be confirmed with the flag)</li> <li>• One-shot transmission function</li> </ul> |
| Interval transmission function    | Sets message transmission interval time (transmit mode of transmit/receive FIFO buffers)                                                                                                                                                                                                                                                                                                                                                                                                                                    |

**Table 36.1 CAN Module Specifications (2/2)**

| Item                            | Specification                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Transmit history function       | Stores the history information of transmitted messages.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Bus off recovery mode selection | Selects a method of returning from bus off state. <ul style="list-style-type: none"> <li>• ISO 11898-1 compliant</li> <li>• Automatic transition to channel halt mode at bus-off entry</li> <li>• Automatic transition to channel halt mode at bus-off end</li> <li>• Transition to channel halt mode by a program</li> <li>• Transition to the error-active state by a program (forcible return from the bus off state)</li> </ul>                                                                                                                                                                                                                                            |
| Error status monitoring         | <ul style="list-style-type: none"> <li>• Monitors CAN protocol errors (stuff error, form error, ACK error, CRC error, bit error, ACK delimiter error, and bus dominant lock).</li> <li>• Detects error status transitions (error warning, error passive, bus off entry, and bus off recovery)</li> <li>• Reads the error counter.</li> <li>• Monitors DLC errors.</li> </ul>                                                                                                                                                                                                                                                                                                   |
| Interrupt source                | 5 sources <ul style="list-style-type: none"> <li>• Global (2 sources)               <ul style="list-style-type: none"> <li>Global receive FIFO interrupt</li> <li>Global error interrupt</li> </ul> </li> <li>• Channel (3 sources/channel)               <ul style="list-style-type: none"> <li>Channel transmit interrupt                   <ul style="list-style-type: none"> <li>– Transmit complete interrupt</li> <li>– Transmit abort interrupt</li> <li>– Transmit/receive FIFO transmit complete interrupt</li> <li>– Transmit history interrupt</li> </ul> </li> <li>Transmit/receive FIFO receive interrupt</li> <li>Channel error interrupt</li> </ul> </li> </ul> |
| CAN clock source                | Peripheral module clock (PCLK), CANMCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Test function                   | Test function for user evaluation <ul style="list-style-type: none"> <li>• Listen-only mode</li> <li>• Self-test mode 0 (external loopback)</li> <li>• Self-test mode 1 (internal loopback)</li> <li>• RAM test (read/write test)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Low power consumption           | Module stop state can be set.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |