




[illegible][illegible][illegible]



Figure 10: DC-DC converter circuit diagram. The circuit uses a DC-DC converter (U106) to convert the +12V_PWR input to the +0.95V_VDDC output. The feedback network is configured with resistors R1, R2, and R3, and capacitors C125, C126, C127, C128, C129, and C130. The output voltage is calculated as $V_{out} = 0.6V \times (1 + R1/R2)$.

The diagram shows the ADXL045 accelerometer (U101) connected to a +3.3V Standby supply and a +2.5V DDR supply. The VIN pin is connected to the +3.3V Standby supply, and the VDD pin is connected to the +2.5V DDR supply. The output pin (NC) is connected to ground through a capacitor C132. The chip is also connected to ground through capacitors C126 and C134, and a resistor R118.

H : Power on
L : Power off


STANDBY PWR-ON/OFF PWR-ON/OFF

Diagram showing four measurement points M1, M2, M3, and M4, each with a red vertical line indicating a measurement location.




 MediaTek Inc.	
Project Title	
Page Title	System Power
Date	Monday, April 29, 2024
Version	V1.0 sheet 4 of 14


Audio/Block




Video Block




Crystal (SMT)




Debug




I2C (预留)



eMMC Protect




Pull Up




Config




eMMC/Block




LVDS/GPIO Block




IR&KEY



6-G-sensor



G-sensor



Mediatek	MediaTek Inc.
Project Title	
Page Title	Main Chip
Version	V1.0 (Rev. 1.0)

Figure 10 illustrates the recommended power supply decoupling circuit for the AD9232. The circuit includes a 2.8kΩ resistor in series with a 22pF capacitor connected to VDDC. A 10mA, 20mV source is connected to AVDDC_MOD. A 120mA, 25mV source is connected to DVDD_DOR. The AD9232 is shown with pins 22, 23, and 24 labeled.

Diagram illustrating the connection of a decoupling capacitor (0.33µF) between the AVDD pin of the iNTELEON processor and the +3.3V Standby supply. The capacitor is labeled "CAP NP_22" and is connected near the IC footprint.

[illegible][illegible]

The schematic diagram illustrates the power distribution for the VDDDC and AVDDDC planes. It shows the connection of power inputs to various components, including capacitors, resistors, and functional blocks. The diagram is divided into two main sections: 'Close to Main Chip' and 'Close to Main Chip'.

VDDDC_CPU Section:

- VDDDC_CPU is connected to a network of capacitors (CAP NP_22, CAP NP_23) and resistors (R14, R16, R18, R20, R22, R24, R26, R28, R30, R32, R34, R36, R38, R40, R42, R44, R46, R48, R50, R52, R54, R56, R58, R60, R62, R64, R66, R68, R70, R72, R74, R76, R78, R80, R82, R84, R86, R88, R90, R92, R94, R96, R98, R100).
- VDDDC_CPU is connected to VDDDC_DRAM and AVDDDC_DRAM.

VDDDC_DRAM Section:

- VDDDC_DRAM is connected to a network of capacitors (CAP NP_22, CAP NP_23) and resistors (R14, R16, R18, R20, R22, R24, R26, R28, R30, R32, R34, R36, R38, R40, R42, R44, R46, R48, R50, R52, R54, R56, R58, R60, R62, R64, R66, R68, R70, R72, R74, R76, R78, R80, R82, R84, R86, R88, R90, R92, R94, R96, R98, R100).
- VDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.

AVDDDC_DRAM Section:


- AVDDDC_DRAM is connected to a network of capacitors (CAP NP_22, CAP NP_23) and resistors (R14, R16, R18, R20, R22, R24, R26, R28, R30, R32, R34, R36, R38, R40, R42, R44, R46, R48, R50, R52, R54, R56, R58, R60, R62, R64, R66, R68, R70, R72, R74, R76, R78, R80, R82, R84, R86, R88, R90, R92, R94, R96, R98, R100).
- AVDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.

Other Components:

- VDDDC_CPU is connected to VDDDC_DRAM and AVDDDC_DRAM.
- VDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.
- AVDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.
- VDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.
- AVDDDC_DRAM is connected to VDDDC_DRAM and AVDDDC_DRAM.


1220G	
N1	GND
N2	GND
AB1	GND
AB2	GND
V2	GND
R3	GND
L3	GND
W3	GND
AC3	GND
PA	GND
PA	GND
MA	GND
MA	GND
VA	GND
VA	GND
WA	GND
AA4	GND
AB4	GND
AC4	GND
AC4	GND
AS	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB5	GND
AC5	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB6	GND
AC6	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB7	GND
AC7	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB8	GND
AC8	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB9	GND
AC9	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB10	GND
AC10	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB11	GND
AC11	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB12	GND
AC12	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB13	GND
AC13	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB14	GND
AC14	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB15	GND
AC15	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB16	GND
AC16	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB17	GND
AC17	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB18	GND
AC18	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB19	GND
AC19	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB20	GND
AC20	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB21	GND
AC21	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB22	GND
AC22	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB23	GND
AC23	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB24	GND
AC24	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB25	GND
AC25	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB26	GND
AC26	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	GND
NS	GND
AB27	GND
AC27	GND
CS	GND
DS	GND
OS	GND
PS	GND
LS	GND
WS	

DRAM




MEDIATEK		MediaTek Inc.	
Project Title			
Page Title		DRAM Page	
Date		Monday, April 29, 2024	
Version		V1.0	
		sheet	7 of 14



eMMC



Power



NET



MEDIATEK

MediaTek Inc.

Project Title

Page Title







eMMC

Date



Monday, April 29, 2024

Version

V1.0 sheet 8 of 14




The schematic diagram illustrates the internal wiring of the HDMI2_C2 connector. On the left, the CPT02 component is shown with its pins connected to various signals. The signals are then routed through a series of capacitors (C703, C704) and resistors (R720, R721, R722, R723, R724, R725, R726) to the HDMI2_C2 pins. The signals include TX2+, TX2SD1, TX2-, TX1SD2, TX1-, TX0+, TX0SD3, TX0-, TXC+, TXCSD4, TXC-, CEC, GND_1, SCL, SDA, RSVD, +5V, +5V_HPD, and HDMI2_C2. The diagram also shows the internal components like capacitors (C703, C704), resistors (R720, R721, R722, R723, R724, R725, R726), and a diode (3R723).




 MediaTek Inc.	
Project Title	
Page Title	Video & HDMI
Date	Monday, April 29, 2024
Version	V1.0 sheet 10 of 14

USB Interface







50 ohm impedance RF trace



WiFi ANT

PI TEST



MEDIATEK	MediaTek Inc.
Project Title	
Page Title	USB
Date	Monday, April 29, 2024
Version	V1.0
sheet	11 of 14

