



|            |      |      |      |      |          |        |         |       |       |      |
|------------|------|------|------|------|----------|--------|---------|-------|-------|------|
| 11AX40SISO | Ant1 | Low  | 5755 | Peak | 5700.000 | -37.25 | ≤10.00  | ---   | ---   | PASS |
| 11AX40SISO | Ant1 | Low  | 5755 | Peak | 5720.000 | -30.92 | ≤15.60  | ---   | ---   | PASS |
| 11AX40SISO | Ant1 | Low  | 5755 | Peak | 5725.000 | -32.59 | ≤27.00  | - - - | - - - | PASS |
| 11AX40SISO | Ant1 | High | 5795 | Peak | 5850.000 | -38.75 | ≤27.00  | ---   | ---   | PASS |
| 11AX40SISO | Ant1 | High | 5795 | Peak | 5855.000 | -39.18 | ≤15.60  | ---   | ---   | PASS |
| 11AX40SISO | Ant1 | High | 5795 | Peak | 5875.000 | -36.46 | ≤10.00  | ---   | ---   | PASS |
| 11AX40SISO | Ant1 | High | 5795 | Peak | 5925.000 | -39.42 | ≤-27.00 | - - - | - - - | PASS |



Note:

1. The Antenna Gain is compensated in the graph.
2. For transmitters operating in 5150-5350 GHz band and 5470-5725 GHz band: The limit in dBm for average detector is conversion from 54dBuV/m, according to 15.209(a). The limit in dBm for peak detector is 20dB above the limit of average detector in dBm.
3. The Duty Cycle Factor is compensated in the graph.



## 10.2 Test Graphs



11A-Ant1-5180-PASS




11A-Ant1-5320-PASS




11A-Ant1-5500-PASS

11A-Ant1-5500-PASS







11A-Ant1-5745-PASS




11A-Ant1-5825-PASS




11N20SISO-Ant1-5180-PASS




11N20SISO-Ant1-5180-PASS




11N20SISO-Ant1-5320-PASS




11N20SISO-Ant1-5320-PASS




11N20SISO-Ant1-5500-PASS




11N20SISO-Ant1-5500-PASS




11N20SISO-Ant1-5745-PASS





11N20SISO-Ant1-5825-PASS



11N40SISO-Ant1-5190-PASS




11N40SISO-Ant1-5190-PASS





11N40ISO-Ant1-5310-PASS

11N40ISO-Ant1-5310-PASS



11N40ISO-Ant1-5510-PASS


11N40ISO-Ant1-5510-PASS




11N40ISO-Ant1-5755-PASS

11N40ISO-Ant1-5795-PASS







11AC20SISO-Ant1-5180-PASS




11AC20SISO-Ant1-5180-PASS




11AC20SISO-Ant1-5320-PASS





11AC20SISO-Ant1-5320-PASS



11AC20SISO-Ant1-5500-PASS





11AC20SISO-Ant1-5500-PASS





11AC20SISO-Ant1-5745-PASS

11AC20SISO-Ant1-5825-PASS





11AC40SISO-Ant1-5190-PASS

11AC40SISO-Ant1-5190-PASS





11AC40SISO-Ant1-5310-PASS

11AC40SISO-Ant1-5310-PASS





11AC40SISO-Ant1-5510-PASS

11AC40SISO-Ant1-5510-PASS



11AC40SISO-Ant1-5755-PASS


11AC40SISO-Ant1-5795-PASS




11AX20SISO-Ant1-5180-PASS

11AX20SISO-Ant1-5180-PASS







11AX20SISO-Ant1-5320-PASS




11AX20SISO-Ant1-5320-PASS




11AX20SISO-Ant1-5320-PASS




11AX20SISO-Ant1-5320-PASS




11AX20SISO-Ant1-5500-PASS




11AX20SISO-Ant1-5500-PASS




11AX40SISO-Ant1-5190-PASS




11AX40SISO-Ant1-5190-PASS




11AX40SISO-Ant1-5310-PASS




11AX40SISO-Ant1-5310-PASS




11AX40SISO-Ant1-5510-PASS



11AX40SISO-Ant1-5510-PASS



11AX40SISO-Ant1-5755-PASS



11AX40SISO-Ant1-5795-PASS

-----END OF THE REPORT-----